##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for LCD_1_IntClock
		4.4::Critical Path Report for LCD_2_IntClock
		4.5::Critical Path Report for PC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.5::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
		5.6::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
		5.7::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
		5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1                        | Frequency: 40.66 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 69.48 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 60.00 MHz  | 
Clock: LCD_1_IntClock                 | Frequency: 48.63 MHz  | Target: 0.46 MHz   | 
Clock: LCD_2_IntClock                 | Frequency: 53.10 MHz  | Target: 0.46 MHz   | 
Clock: PC_IntClock                    | Frequency: 40.61 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1         Clock_1         2.17333e+007     21708740    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       Clock_1         16666.7          2275        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       LCD_1_IntClock  16666.7          3590        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       LCD_2_IntClock  16666.7          3583        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       PC_IntClock     16666.7          3573        N/A              N/A         N/A              N/A         N/A              N/A         
LCD_1_IntClock  LCD_1_IntClock  2.16667e+006     2146105     N/A              N/A         N/A              N/A         N/A              N/A         
LCD_2_IntClock  LCD_2_IntClock  2.16667e+006     2147833     N/A              N/A         N/A              N/A         N/A              N/A         
PC_IntClock     PC_IntClock     1.30167e+007     12992041    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  20359         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  21569         CyBUS_CLK(fixed-function):R  
Tx_LCD_1(0)_PAD   30659         LCD_1_IntClock:R             
Tx_LCD_2(0)_PAD   28789         LCD_2_IntClock:R             
Tx_LP(0)_PAD      29921         Clock_1:R                    
Tx_PC(0)_PAD      32402         PC_IntClock:R                
Tx_Print(0)_PAD   32407         Clock_1:R                    
Tx_TW(0)_PAD      32022         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 40.66 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21708740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19234
-------------------------------------   ----- 
End-of-path arrival time (ps)           19234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q            macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_counter_load\/main_1  macrocell5    8343   9593  21708740  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell5    3350  12943  21708740  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell    6291  19234  21708740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 69.48 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2275p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                            synccell      1020   1020   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2          macrocell6    3238   4258   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell6    3350   7608   2275  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell67   3274  10882   2275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for LCD_1_IntClock
********************************************
Clock: LCD_1_IntClock
Frequency: 48.63 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146105p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14372
-------------------------------------   ----- 
End-of-path arrival time (ps)           14372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q                      macrocell71     1250   1250  2146105  RISE       1
\LCD_1:BUART:counter_load_not\/main_0           macrocell10     7468   8718  2146105  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell10     3350  12068  2146105  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2304  14372  2146105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LCD_2_IntClock
********************************************
Clock: LCD_2_IntClock
Frequency: 53.10 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147833p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13474
-------------------------------------   ----- 
End-of-path arrival time (ps)           13474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q            macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_counter_load\/main_2  macrocell37    5962   7212  2147833  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell37    3350  10562  2147833  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell     2912  13474  2147833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PC_IntClock
*****************************************
Clock: PC_IntClock
Frequency: 40.61 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12992041p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6190
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18435
-------------------------------------   ----- 
End-of-path arrival time (ps)           18435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                      macrocell107     1250   1250  12992041  RISE       1
\PC:BUART:counter_load_not\/main_1           macrocell26      9425  10675  12992041  RISE       1
\PC:BUART:counter_load_not\/q                macrocell26      3350  14025  12992041  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   4411  18435  12992041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out                     synccell        1020   1020   3590  RISE       1
\LCD_1:BUART:rx_postpoll\/main_2         macrocell14     2312   3332   3590  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell14     3350   6682   3590  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2924   9606   3590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3583p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9614
-------------------------------------   ---- 
End-of-path arrival time (ps)           9614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out                     synccell         1020   1020   3583  RISE       1
\LCD_2:BUART:rx_postpoll\/main_2         macrocell38      2329   3349   3583  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell38      3350   6699   3583  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2914   9614   3583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3573p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9623
-------------------------------------   ---- 
End-of-path arrival time (ps)           9623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out                     synccell         1020   1020   3573  RISE       1
\PC:BUART:rx_postpoll\/main_2         macrocell30      2946   3966   3573  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell30      3350   7316   3573  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2307   9623   3573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell12      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2275p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                            synccell      1020   1020   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2          macrocell6    3238   4258   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell6    3350   7608   2275  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell67   3274  10882   2275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1


5.5::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146105p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14372
-------------------------------------   ----- 
End-of-path arrival time (ps)           14372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q                      macrocell71     1250   1250  2146105  RISE       1
\LCD_1:BUART:counter_load_not\/main_0           macrocell10     7468   8718  2146105  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell10     3350  12068  2146105  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2304  14372  2146105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147833p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13474
-------------------------------------   ----- 
End-of-path arrival time (ps)           13474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q            macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_counter_load\/main_2  macrocell37    5962   7212  2147833  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell37    3350  10562  2147833  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell     2912  13474  2147833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


5.7::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12992041p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6190
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18435
-------------------------------------   ----- 
End-of-path arrival time (ps)           18435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                      macrocell107     1250   1250  12992041  RISE       1
\PC:BUART:counter_load_not\/main_1           macrocell26      9425  10675  12992041  RISE       1
\PC:BUART:counter_load_not\/q                macrocell26      3350  14025  12992041  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   4411  18435  12992041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1


5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21708740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19234
-------------------------------------   ----- 
End-of-path arrival time (ps)           19234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q            macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_counter_load\/main_1  macrocell5    8343   9593  21708740  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell5    3350  12943  21708740  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell    6291  19234  21708740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2275p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                            synccell      1020   1020   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2          macrocell6    3238   4258   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell6    3350   7608   2275  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell67   3274  10882   2275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 2300p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                    synccell      1020   1020   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2  macrocell6    3238   4258   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell6    3350   7608   2275  RISE       1
\Surtidor:BUART:rx_state_0\/main_3   macrocell57   3248  10856   2300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_status_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 2300p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                    synccell      1020   1020   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2  macrocell6    3238   4258   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell6    3350   7608   2275  RISE       1
\Surtidor:BUART:rx_status_3\/main_3  macrocell66   3248  10856   2300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 2300p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                      synccell      1020   1020   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2    macrocell6    3238   4258   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/q         macrocell6    3350   7608   2275  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_3  macrocell69   3248  10856   2300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2316p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10881
-------------------------------------   ----- 
End-of-path arrival time (ps)           10881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                           synccell        1020   1020   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2         macrocell6      3238   4258   2275  RISE       1
\Surtidor:BUART:rx_postpoll\/q              macrocell6      3350   7608   2275  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3273  10881   2316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_state_0\/main_3
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 2575p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                  synccell      1020   1020   2575  RISE       1
\Impresora:BUART:rx_postpoll\/main_2  macrocell22   2942   3962   2575  RISE       1
\Impresora:BUART:rx_postpoll\/q       macrocell22   3350   7312   2575  RISE       1
\Impresora:BUART:rx_state_0\/main_3   macrocell92   3269  10582   2575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_status_3\/main_3
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 2575p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10582
-------------------------------------   ----- 
End-of-path arrival time (ps)           10582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                  synccell       1020   1020   2575  RISE       1
\Impresora:BUART:rx_postpoll\/main_2  macrocell22    2942   3962   2575  RISE       1
\Impresora:BUART:rx_postpoll\/q       macrocell22    3350   7312   2575  RISE       1
\Impresora:BUART:rx_status_3\/main_3  macrocell101   3269  10582   2575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Impresora:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2588p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                          synccell       1020   1020   2575  RISE       1
\Impresora:BUART:rx_postpoll\/main_2          macrocell22    2942   3962   2575  RISE       1
\Impresora:BUART:rx_postpoll\/q               macrocell22    3350   7312   2575  RISE       1
\Impresora:BUART:rx_parity_error_pre\/main_3  macrocell102   3256  10568   2588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_parity_bit\/main_3
Capture Clock  : \Impresora:BUART:rx_parity_bit\/clock_0
Path slack     : 2588p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                    synccell       1020   1020   2575  RISE       1
\Impresora:BUART:rx_postpoll\/main_2    macrocell22    2942   3962   2575  RISE       1
\Impresora:BUART:rx_postpoll\/q         macrocell22    3350   7312   2575  RISE       1
\Impresora:BUART:rx_parity_bit\/main_3  macrocell104   3256  10568   2588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2599p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                         synccell        1020   1020   2575  RISE       1
\Impresora:BUART:rx_postpoll\/main_2         macrocell22     2942   3962   2575  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell22     3350   7312   2575  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   3286  10598   2599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:rx_state_0\/main_3
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 3234p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9923
-------------------------------------   ---- 
End-of-path arrival time (ps)           9923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out              synccell       1020   1020   3234  RISE       1
\LP:BUART:rx_postpoll\/main_2  macrocell46    2730   3750   3234  RISE       1
\LP:BUART:rx_postpoll\/q       macrocell46    3350   7100   3234  RISE       1
\LP:BUART:rx_state_0\/main_3   macrocell143   2823   9923   3234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:rx_status_3\/main_3
Capture Clock  : \LP:BUART:rx_status_3\/clock_0
Path slack     : 3236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out              synccell       1020   1020   3234  RISE       1
\LP:BUART:rx_postpoll\/main_2  macrocell46    2730   3750   3234  RISE       1
\LP:BUART:rx_postpoll\/q       macrocell46    3350   7100   3234  RISE       1
\LP:BUART:rx_status_3\/main_3  macrocell152   2820   9920   3236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_3\/clock_0                             macrocell152        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \LP:BUART:rx_parity_error_pre\/clock_0
Path slack     : 3236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out                      synccell       1020   1020   3234  RISE       1
\LP:BUART:rx_postpoll\/main_2          macrocell46    2730   3750   3234  RISE       1
\LP:BUART:rx_postpoll\/q               macrocell46    3350   7100   3234  RISE       1
\LP:BUART:rx_parity_error_pre\/main_3  macrocell153   2820   9920   3236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:rx_parity_bit\/main_3
Capture Clock  : \LP:BUART:rx_parity_bit\/clock_0
Path slack     : 3236p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out                synccell       1020   1020   3234  RISE       1
\LP:BUART:rx_postpoll\/main_2    macrocell46    2730   3750   3234  RISE       1
\LP:BUART:rx_postpoll\/q         macrocell46    3350   7100   3234  RISE       1
\LP:BUART:rx_parity_bit\/main_3  macrocell155   2820   9920   3236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3261p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9936
-------------------------------------   ---- 
End-of-path arrival time (ps)           9936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out                     synccell         1020   1020   3234  RISE       1
\LP:BUART:rx_postpoll\/main_2         macrocell46      2730   3750   3234  RISE       1
\LP:BUART:rx_postpoll\/q              macrocell46      3350   7100   3234  RISE       1
\LP:BUART:sRX:RxShifter:u0\/route_si  datapathcell18   2836   9936   3261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxShifter:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3573p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9623
-------------------------------------   ---- 
End-of-path arrival time (ps)           9623
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out                     synccell         1020   1020   3573  RISE       1
\PC:BUART:rx_postpoll\/main_2         macrocell30      2946   3966   3573  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell30      3350   7316   3573  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2307   9623   3573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3583p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9614
-------------------------------------   ---- 
End-of-path arrival time (ps)           9614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out                     synccell         1020   1020   3583  RISE       1
\LCD_2:BUART:rx_postpoll\/main_2         macrocell38      2329   3349   3583  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell38      3350   6699   3583  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2914   9614   3583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3590p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out                     synccell        1020   1020   3590  RISE       1
\LCD_1:BUART:rx_postpoll\/main_2         macrocell14     2312   3332   3590  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell14     3350   6682   3590  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2924   9606   3590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : MODIN17_1/main_4
Capture Clock  : MODIN17_1/clock_0
Path slack     : 7798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name    delay     AT  slack  edge  Fanout
--------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out  synccell       1020   1020   3583  RISE       1
MODIN17_1/main_4      macrocell133   4338   5358   7798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : MODIN17_0/main_3
Capture Clock  : MODIN17_0/clock_0
Path slack     : 7798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name    delay     AT  slack  edge  Fanout
--------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out  synccell       1020   1020   3583  RISE       1
MODIN17_0/main_3      macrocell134   4338   5358   7798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell134        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_state_2\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 8169p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                   synccell      1020   1020   2275  RISE       1
\Surtidor:BUART:rx_state_2\/main_6  macrocell60   3968   4988   8169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_last\/main_0
Capture Clock  : \Surtidor:BUART:rx_last\/clock_0
Path slack     : 8169p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                synccell      1020   1020   2275  RISE       1
\Surtidor:BUART:rx_last\/main_0  macrocell68   3968   4988   8169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_state_2\/main_6
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 8283p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                 synccell      1020   1020   2575  RISE       1
\Impresora:BUART:rx_state_2\/main_6  macrocell95   3854   4874   8283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_last\/main_0
Capture Clock  : \Impresora:BUART:rx_last\/clock_0
Path slack     : 8283p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out              synccell       1020   1020   2575  RISE       1
\Impresora:BUART:rx_last\/main_0  macrocell103   3854   4874   8283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 8710p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out             synccell       1020   1020   3583  RISE       1
\LCD_2:BUART:rx_state_2\/main_9  macrocell130   3426   4446   8710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 8724p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out              synccell       1020   1020   3583  RISE       1
\LCD_2:BUART:rx_state_0\/main_10  macrocell127   3413   4433   8724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 8724p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out              synccell       1020   1020   3583  RISE       1
\LCD_2:BUART:rx_status_3\/main_7  macrocell135   3413   4433   8724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 8778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out              synccell      1020   1020   3590  RISE       1
\LCD_1:BUART:rx_status_3\/main_7  macrocell84   3359   4379   8778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 8797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out              synccell      1020   1020   3590  RISE       1
\LCD_1:BUART:rx_state_0\/main_10  macrocell76   3340   4360   8797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 8797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out             synccell      1020   1020   3590  RISE       1
\LCD_1:BUART:rx_state_2\/main_9  macrocell79   3340   4360   8797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 8899p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out  synccell      1020   1020   2275  RISE       1
MODIN1_1/main_4    macrocell63   3238   4258   8899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 8899p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out  synccell      1020   1020   2275  RISE       1
MODIN1_0/main_3    macrocell64   3238   4258   8899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:rx_last\/main_0
Capture Clock  : \LCD_1:BUART:rx_last\/clock_0
Path slack     : 8912p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out          synccell      1020   1020   3590  RISE       1
\LCD_1:BUART:rx_last\/main_0  macrocell85   3225   4245   8912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:rx_state_0\/main_10
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 9007p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out              synccell       1020   1020   3573  RISE       1
\PC:BUART:rx_state_0\/main_10  macrocell111   3130   4150   9007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:rx_state_2\/main_9
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 9007p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out             synccell       1020   1020   3573  RISE       1
\PC:BUART:rx_state_2\/main_9  macrocell114   3130   4150   9007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:rx_status_3\/main_7
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 9019p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out              synccell       1020   1020   3573  RISE       1
\PC:BUART:rx_status_3\/main_7  macrocell119   3118   4138   9019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 9190p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out  synccell       1020   1020   3573  RISE       1
MODIN13_1/main_4   macrocell117   2946   3966   9190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 9190p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out  synccell       1020   1020   3573  RISE       1
MODIN13_0/main_3   macrocell118   2946   3966   9190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:rx_last\/main_0
Capture Clock  : \PC:BUART:rx_last\/clock_0
Path slack     : 9190p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out          synccell       1020   1020   3573  RISE       1
\PC:BUART:rx_last\/main_0  macrocell120   2946   3966   9190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell120        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 9195p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out  synccell      1020   1020   2575  RISE       1
MODIN9_1/main_4       macrocell98   2942   3962   9195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 9195p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out  synccell      1020   1020   2575  RISE       1
MODIN9_0/main_3       macrocell99   2942   3962   9195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:pollcount_1\/main_4
Capture Clock  : \LP:BUART:pollcount_1\/clock_0
Path slack     : 9407p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out              synccell       1020   1020   3234  RISE       1
\LP:BUART:pollcount_1\/main_4  macrocell149   2730   3750   9407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_1\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:pollcount_0\/main_3
Capture Clock  : \LP:BUART:pollcount_0\/clock_0
Path slack     : 9407p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out              synccell       1020   1020   3234  RISE       1
\LP:BUART:pollcount_0\/main_3  macrocell150   2730   3750   9407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_0\/clock_0                             macrocell150        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:rx_state_2\/main_6
Capture Clock  : \LP:BUART:rx_state_2\/clock_0
Path slack     : 9417p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out             synccell       1020   1020   3234  RISE       1
\LP:BUART:rx_state_2\/main_6  macrocell146   2720   3740   9417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LP(0)_SYNC/out
Path End       : \LP:BUART:rx_last\/main_0
Capture Clock  : \LP:BUART:rx_last\/clock_0
Path slack     : 9417p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LP(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
Rx_LP(0)_SYNC/out          synccell       1020   1020   3234  RISE       1
\LP:BUART:rx_last\/main_0  macrocell154   2720   3740   9417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_last\/clock_0                                 macrocell154        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:rx_last\/main_0
Capture Clock  : \LCD_2:BUART:rx_last\/clock_0
Path slack     : 9807p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out          synccell       1020   1020   3583  RISE       1
\LCD_2:BUART:rx_last\/main_0  macrocell136   2329   3349   9807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell136        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 9824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3332
-------------------------------------   ---- 
End-of-path arrival time (ps)           3332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out  synccell      1020   1020   3590  RISE       1
MODIN5_1/main_4       macrocell82   2312   3332   9824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 9824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3332
-------------------------------------   ---- 
End-of-path arrival time (ps)           3332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out  synccell      1020   1020   3590  RISE       1
MODIN5_0/main_3       macrocell83   2312   3332   9824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146105p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14372
-------------------------------------   ----- 
End-of-path arrival time (ps)           14372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q                      macrocell71     1250   1250  2146105  RISE       1
\LCD_1:BUART:counter_load_not\/main_0           macrocell10     7468   8718  2146105  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell10     3350  12068  2146105  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2304  14372  2146105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147833p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13474
-------------------------------------   ----- 
End-of-path arrival time (ps)           13474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q            macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_counter_load\/main_2  macrocell37    5962   7212  2147833  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell37    3350  10562  2147833  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell     2912  13474  2147833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149453p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q     macrocell75   1250   1250  2149453  RISE       1
\LCD_1:BUART:rx_counter_load\/main_0  macrocell13   4944   6194  2149453  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell13   3350   9544  2149453  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell    2310  11853  2149453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2149539p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16628
-------------------------------------   ----- 
End-of-path arrival time (ps)           16628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2149539  RISE       1
\LCD_2:BUART:tx_status_0\/main_3                 macrocell35      4107   7687  2149539  RISE       1
\LCD_2:BUART:tx_status_0\/q                      macrocell35      3350  11037  2149539  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0                 statusicell9     5591  16628  2149539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell9        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150209p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10267
-------------------------------------   ----- 
End-of-path arrival time (ps)           10267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q                      macrocell123     1250   1250  2150209  RISE       1
\LCD_2:BUART:counter_load_not\/main_1           macrocell34      3375   4625  2150209  RISE       1
\LCD_2:BUART:counter_load_not\/q                macrocell34      3350   7975  2150209  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2292  10267  2150209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_1:BUART:sTX:TxSts\/clock
Path slack     : 2151225p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q        macrocell71    1250   1250  2146105  RISE       1
\LCD_1:BUART:tx_status_0\/main_0  macrocell11    8018   9268  2151225  RISE       1
\LCD_1:BUART:tx_status_0\/q       macrocell11    3350  12618  2151225  RISE       1
\LCD_1:BUART:sTX:TxSts\/status_0  statusicell3   2324  14942  2151225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152365p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q                macrocell71     1250   1250  2146105  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   7042   8292  2152365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2153372p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12795
-------------------------------------   ----- 
End-of-path arrival time (ps)           12795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2153372  RISE       1
\LCD_2:BUART:rx_status_4\/main_1                 macrocell39      2931   6511  2153372  RISE       1
\LCD_2:BUART:rx_status_4\/q                      macrocell39      3350   9861  2153372  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_4                 statusicell10    2934  12795  2153372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell10       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2153889p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell71   1250   1250  2146105  RISE       1
\LCD_1:BUART:tx_state_0\/main_0  macrocell72   8018   9268  2153889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2153889p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q      macrocell71   1250   1250  2146105  RISE       1
\LCD_1:BUART:tx_bitclk\/main_0  macrocell74   8018   9268  2153889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153913p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q         macrocell75     1250   1250  2149453  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5493   6743  2153913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154112p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q         macrocell126     1250   1250  2149069  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   5294   6544  2154112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2154439p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell71   1250   1250  2146105  RISE       1
\LCD_1:BUART:tx_state_1\/main_0  macrocell71   7468   8718  2154439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2154439p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell71   1250   1250  2146105  RISE       1
\LCD_1:BUART:tx_state_2\/main_0  macrocell73   7468   8718  2154439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2154583p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  2154583  RISE       1
\LCD_1:BUART:rx_status_4\/main_1                 macrocell15     2323   5903  2154583  RISE       1
\LCD_1:BUART:rx_status_4\/q                      macrocell15     3350   9253  2154583  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_4                 statusicell4    2331  11583  2154583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:txn\/main_1
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2154842p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8314
-------------------------------------   ---- 
End-of-path arrival time (ps)           8314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q  macrocell71   1250   1250  2146105  RISE       1
\LCD_1:BUART:txn\/main_1    macrocell70   7064   8314  2154842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2154916p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2149539  RISE       1
\LCD_2:BUART:tx_state_0\/main_3                  macrocell123     4661   8241  2154916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155237p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q          macrocell80     1250   1250  2155237  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4169   5419  2155237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155366p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q          macrocell131     1250   1250  2155366  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   4041   5291  2155366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD_1:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2155519p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                        macrocell82   1250   1250  2151515  RISE       1
\LCD_1:BUART:rx_status_3\/main_5  macrocell84   6388   7638  2155519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD_1:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2155538p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                       macrocell82   1250   1250  2151515  RISE       1
\LCD_1:BUART:rx_state_0\/main_5  macrocell76   6368   7618  2155538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q                macrocell72     1250   1250  2149229  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3812   5062  2155595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155721p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150454  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4746   4936  2155721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2155903p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2153239  RISE       1
\LCD_1:BUART:tx_state_0\/main_3                  macrocell72     3673   7253  2155903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2155945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_state_3\/main_3  macrocell129   5962   7212  2155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2155945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_state_2\/main_3  macrocell130   5962   7212  2155945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156021p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q                macrocell123     1250   1250  2150209  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3386   4636  2156021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156122p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q                macrocell76     1250   1250  2151151  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3284   4534  2156122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156175p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q                macrocell122     1250   1250  2150369  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3231   4481  2156175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2156397p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2149453  RISE       1
\LCD_1:BUART:rx_state_0\/main_0    macrocell76   5510   6760  2156397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2156397p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2149453  RISE       1
\LCD_1:BUART:rx_state_3\/main_0    macrocell78   5510   6760  2156397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2156397p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2149453  RISE       1
\LCD_1:BUART:rx_state_2\/main_0    macrocell79   5510   6760  2156397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_1:BUART:txn\/main_3
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2156484p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  2156484  RISE       1
\LCD_1:BUART:txn\/main_3                macrocell70     2303   6673  2156484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_2:BUART:txn\/main_3
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2156494p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2156494  RISE       1
\LCD_2:BUART:txn\/main_3                macrocell121     2293   6663  2156494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell121        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156524p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q                macrocell127     1250   1250  2150922  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   2882   4132  2156524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_1/main_3
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2156574p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell134        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell134   1250   1250  2151344  RISE       1
MODIN17_1/main_3  macrocell133   5333   6583  2156574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_0/main_2
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2156574p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell134        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell134   1250   1250  2151344  RISE       1
MODIN17_0/main_2  macrocell134   5333   6583  2156574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell134        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2156630p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell126   1250   1250  2149069  RISE       1
\LCD_2:BUART:rx_state_0\/main_0    macrocell127   5276   6526  2156630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2156630p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell126   1250   1250  2149069  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_0  macrocell128   5276   6526  2156630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156630p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q        macrocell126   1250   1250  2149069  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_0  macrocell132   5276   6526  2156630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell132        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2156630p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell126   1250   1250  2149069  RISE       1
\LCD_2:BUART:rx_status_3\/main_0   macrocell135   5276   6526  2156630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2156820p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2156820  RISE       1
\LCD_2:BUART:rx_state_3\/main_7         macrocell129   4397   6337  2156820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2156820p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2156820  RISE       1
\LCD_2:BUART:rx_state_2\/main_8         macrocell130   4397   6337  2156820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2156854p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2156854  RISE       1
\LCD_2:BUART:rx_state_0\/main_7         macrocell127   4362   6302  2156854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2156854p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2156854  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_5       macrocell128   4362   6302  2156854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2156861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell72   1250   1250  2149229  RISE       1
\LCD_1:BUART:tx_state_0\/main_1  macrocell72   5045   6295  2156861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_bitclk\/main_1
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q      macrocell72   1250   1250  2149229  RISE       1
\LCD_1:BUART:tx_bitclk\/main_1  macrocell74   5045   6295  2156861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:txn\/main_2
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2156867p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q  macrocell72   1250   1250  2149229  RISE       1
\LCD_1:BUART:txn\/main_2    macrocell70   5040   6290  2156867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156963p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2149453  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_0  macrocell77   4944   6194  2156963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156963p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q        macrocell75   1250   1250  2149453  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_0  macrocell81   4944   6194  2156963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2156963p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell75   1250   1250  2149453  RISE       1
\LCD_1:BUART:rx_status_3\/main_0   macrocell84   4944   6194  2156963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157034p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell80   1250   1250  2155237  RISE       1
\LCD_1:BUART:rx_state_0\/main_2   macrocell76   4873   6123  2157034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157034p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell80   1250   1250  2155237  RISE       1
\LCD_1:BUART:rx_state_3\/main_2   macrocell78   4873   6123  2157034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157034p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell80   1250   1250  2155237  RISE       1
\LCD_1:BUART:rx_state_2\/main_2   macrocell79   4873   6123  2157034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157043p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q   macrocell80   1250   1250  2155237  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_2  macrocell77   4864   6114  2157043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157043p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell80   1250   1250  2155237  RISE       1
\LCD_1:BUART:rx_status_3\/main_2  macrocell84   4864   6114  2157043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2157044p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell130   1250   1250  2148933  RISE       1
\LCD_2:BUART:rx_state_3\/main_4  macrocell129   4862   6112  2157044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157044p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell130   1250   1250  2148933  RISE       1
\LCD_2:BUART:rx_state_2\/main_4  macrocell130   4862   6112  2157044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157053p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell130   1250   1250  2148933  RISE       1
\LCD_2:BUART:rx_state_0\/main_4  macrocell127   4853   6103  2157053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157053p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q         macrocell130   1250   1250  2148933  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_4  macrocell128   4853   6103  2157053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157053p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q               macrocell130   1250   1250  2148933  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_3  macrocell132   4853   6103  2157053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell132        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2157053p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q        macrocell130   1250   1250  2148933  RISE       1
\LCD_2:BUART:rx_status_3\/main_4  macrocell135   4853   6103  2157053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2157181p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell126   1250   1250  2149069  RISE       1
\LCD_2:BUART:rx_state_3\/main_0    macrocell129   4726   5976  2157181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157181p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell126   1250   1250  2149069  RISE       1
\LCD_2:BUART:rx_state_2\/main_0    macrocell130   4726   5976  2157181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157200p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151378  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3267   3457  2157200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD_1:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157208p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                       macrocell83   1250   1250  2153377  RISE       1
\LCD_1:BUART:rx_state_0\/main_6  macrocell76   4698   5948  2157208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157312p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell131   1250   1250  2155366  RISE       1
\LCD_2:BUART:rx_state_0\/main_2   macrocell127   4595   5845  2157312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157312p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q   macrocell131   1250   1250  2155366  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_2  macrocell128   4595   5845  2157312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2157312p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell131   1250   1250  2155366  RISE       1
\LCD_2:BUART:rx_status_3\/main_2  macrocell135   4595   5845  2157312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_last\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157371p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5786
-------------------------------------   ---- 
End-of-path arrival time (ps)           5786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell136        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_last\/q          macrocell136   1250   1250  2157371  RISE       1
\LCD_2:BUART:rx_state_2\/main_5  macrocell130   4536   5786  2157371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2156820  RISE       1
\LCD_2:BUART:rx_state_0\/main_9         macrocell127   3839   5779  2157378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2156820  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_7       macrocell128   3839   5779  2157378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2157431p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2156854  RISE       1
\LCD_2:BUART:rx_state_3\/main_5         macrocell129   3786   5726  2157431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157431p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2156854  RISE       1
\LCD_2:BUART:rx_state_2\/main_6         macrocell130   3786   5726  2157431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_5
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2157436p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell74   1250   1250  2157436  RISE       1
\LCD_1:BUART:tx_state_0\/main_5  macrocell72   4470   5720  2157436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \LCD_2:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157497p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell134        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q                      macrocell134   1250   1250  2151344  RISE       1
\LCD_2:BUART:rx_state_0\/main_6  macrocell127   4410   5660  2157497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \LCD_2:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2157497p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell134        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q                       macrocell134   1250   1250  2151344  RISE       1
\LCD_2:BUART:rx_status_3\/main_6  macrocell135   4410   5660  2157497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2157563p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell72   1250   1250  2149229  RISE       1
\LCD_1:BUART:tx_state_1\/main_1  macrocell71   4343   5593  2157563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2157563p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell72   1250   1250  2149229  RISE       1
\LCD_1:BUART:tx_state_2\/main_1  macrocell73   4343   5593  2157563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:txn\/main_6
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2157715p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q  macrocell125   1250   1250  2157715  RISE       1
\LCD_2:BUART:txn\/main_6   macrocell121   4191   5441  2157715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell121        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell78   1250   1250  2150797  RISE       1
\LCD_1:BUART:rx_state_0\/main_3  macrocell76   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell78   1250   1250  2150797  RISE       1
\LCD_1:BUART:rx_state_3\/main_3  macrocell78   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell78   1250   1250  2150797  RISE       1
\LCD_1:BUART:rx_state_2\/main_3  macrocell79   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2157749p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell82   1250   1250  2151515  RISE       1
MODIN5_1/main_2  macrocell82   4158   5408  2157749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD_1:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157767p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                        macrocell83   1250   1250  2153377  RISE       1
\LCD_1:BUART:rx_status_3\/main_6  macrocell84   4140   5390  2157767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157974p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157974  RISE       1
\LCD_2:BUART:rx_state_0\/main_8         macrocell127   3242   5182  2157974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157974p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157974  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_6       macrocell128   3242   5182  2157974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_5
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2157989p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell74   1250   1250  2157436  RISE       1
\LCD_1:BUART:tx_state_1\/main_5  macrocell71   3918   5168  2157989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_5
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2157989p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell74   1250   1250  2157436  RISE       1
\LCD_1:BUART:tx_state_2\/main_5  macrocell73   3918   5168  2157989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157974  RISE       1
\LCD_2:BUART:rx_state_3\/main_6         macrocell129   3219   5159  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157974  RISE       1
\LCD_2:BUART:rx_state_2\/main_7         macrocell130   3219   5159  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_state_0\/main_3  macrocell127   3760   5010  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q         macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_3  macrocell128   3760   5010  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q               macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_2  macrocell132   3760   5010  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell132        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158147p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q        macrocell129   1250   1250  2147833  RISE       1
\LCD_2:BUART:rx_status_3\/main_3  macrocell135   3760   5010  2158147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_last\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158268p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_last\/q          macrocell85   1250   1250  2158268  RISE       1
\LCD_1:BUART:rx_state_2\/main_5  macrocell79   3639   4889  2158268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_5
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158274p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell125   1250   1250  2157715  RISE       1
\LCD_2:BUART:tx_state_1\/main_5  macrocell122   3632   4882  2158274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_5
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158274p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell125   1250   1250  2157715  RISE       1
\LCD_2:BUART:tx_state_0\/main_5  macrocell123   3632   4882  2158274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_5
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158274p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell125   1250   1250  2157715  RISE       1
\LCD_2:BUART:tx_state_2\/main_5  macrocell124   3632   4882  2158274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158278p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158278  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_2   macrocell80   2939   4879  2158278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158283p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158283  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_1   macrocell80   2933   4873  2158283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2158283p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158283  RISE       1
MODIN5_1/main_1                         macrocell82   2933   4873  2158283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2158283p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158283  RISE       1
MODIN5_0/main_1                         macrocell83   2933   4873  2158283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158288  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_0   macrocell80   2928   4868  2158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2158288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158288  RISE       1
MODIN5_1/main_0                         macrocell82   2928   4868  2158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2158288p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158288  RISE       1
MODIN5_0/main_0                         macrocell83   2928   4868  2158288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q         macrocell78   1250   1250  2150797  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_3  macrocell77   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q               macrocell78   1250   1250  2150797  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_2  macrocell81   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158306p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q        macrocell78   1250   1250  2150797  RISE       1
\LCD_1:BUART:rx_status_3\/main_3  macrocell84   3600   4850  2158306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell131   1250   1250  2155366  RISE       1
\LCD_2:BUART:rx_state_3\/main_2   macrocell129   3556   4806  2158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158351p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell131   1250   1250  2155366  RISE       1
\LCD_2:BUART:rx_state_2\/main_2   macrocell130   3556   4806  2158351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \LCD_2:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell133        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q                      macrocell133   1250   1250  2151546  RISE       1
\LCD_2:BUART:rx_state_0\/main_5  macrocell127   3528   4778  2158379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \LCD_2:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell133        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q                       macrocell133   1250   1250  2151546  RISE       1
\LCD_2:BUART:rx_status_3\/main_5  macrocell135   3528   4778  2158379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158414  RISE       1
\LCD_1:BUART:rx_state_0\/main_9         macrocell76   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158414  RISE       1
\LCD_1:BUART:rx_state_3\/main_7         macrocell78   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158414  RISE       1
\LCD_1:BUART:rx_state_2\/main_8         macrocell79   2803   4743  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158419p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158414  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_7       macrocell77   2797   4737  2158419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:txn\/main_6
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q  macrocell74   1250   1250  2157436  RISE       1
\LCD_1:BUART:txn\/main_6   macrocell70   3486   4736  2158421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:txn\/main_2
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158533p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q  macrocell123   1250   1250  2150209  RISE       1
\LCD_2:BUART:txn\/main_2    macrocell121   3374   4624  2158533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell121        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_bitclk\/main_1
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2158533p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q      macrocell123   1250   1250  2150209  RISE       1
\LCD_2:BUART:tx_bitclk\/main_1  macrocell125   3374   4624  2158533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158596p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158596  RISE       1
\LCD_1:BUART:rx_state_0\/main_8         macrocell76   2621   4561  2158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158596p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158596  RISE       1
\LCD_1:BUART:rx_state_3\/main_6         macrocell78   2621   4561  2158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158596p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158596  RISE       1
\LCD_1:BUART:rx_state_2\/main_7         macrocell79   2621   4561  2158596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158598  RISE       1
\LCD_1:BUART:rx_state_0\/main_7         macrocell76   2619   4559  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158598  RISE       1
\LCD_1:BUART:rx_state_3\/main_5         macrocell78   2619   4559  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158598  RISE       1
\LCD_1:BUART:rx_state_2\/main_6         macrocell79   2619   4559  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158606p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158596  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_6       macrocell77   2611   4551  2158606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158606p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158598  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_5       macrocell77   2610   4550  2158606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell76   1250   1250  2151151  RISE       1
\LCD_1:BUART:rx_state_0\/main_1  macrocell76   3277   4527  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell76   1250   1250  2151151  RISE       1
\LCD_1:BUART:rx_state_3\/main_1  macrocell78   3277   4527  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158629p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell76   1250   1250  2151151  RISE       1
\LCD_1:BUART:rx_state_2\/main_1  macrocell79   3277   4527  2158629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q         macrocell76   1250   1250  2151151  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_1  macrocell77   3246   4496  2158661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q               macrocell76   1250   1250  2151151  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_1  macrocell81   3246   4496  2158661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q        macrocell76   1250   1250  2151151  RISE       1
\LCD_1:BUART:rx_status_3\/main_1  macrocell84   3246   4496  2158661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:txn\/main_1
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158681p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q  macrocell122   1250   1250  2150369  RISE       1
\LCD_2:BUART:txn\/main_1    macrocell121   3226   4476  2158681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell121        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2158681p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q      macrocell122   1250   1250  2150369  RISE       1
\LCD_2:BUART:tx_bitclk\/main_0  macrocell125   3226   4476  2158681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell122   1250   1250  2150369  RISE       1
\LCD_2:BUART:tx_state_1\/main_0  macrocell122   3210   4460  2158696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell122   1250   1250  2150369  RISE       1
\LCD_2:BUART:tx_state_0\/main_0  macrocell123   3210   4460  2158696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell122   1250   1250  2150369  RISE       1
\LCD_2:BUART:tx_state_2\/main_0  macrocell124   3210   4460  2158696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158826p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell123   1250   1250  2150209  RISE       1
\LCD_2:BUART:tx_state_1\/main_1  macrocell122   3081   4331  2158826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158826p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell123   1250   1250  2150209  RISE       1
\LCD_2:BUART:tx_state_0\/main_1  macrocell123   3081   4331  2158826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158826p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell123   1250   1250  2150209  RISE       1
\LCD_2:BUART:tx_state_2\/main_1  macrocell124   3081   4331  2158826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158898  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_1   macrocell131   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_1/main_1
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158898  RISE       1
MODIN17_1/main_1                        macrocell133   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_0/main_1
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158898  RISE       1
MODIN17_0/main_1                        macrocell134   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell134        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158911  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_2   macrocell131   2305   4245  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158913p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158913  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_0   macrocell131   2304   4244  2158913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_1/main_0
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2158913p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158913  RISE       1
MODIN17_1/main_0                        macrocell133   2304   4244  2158913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_0/main_0
Capture Clock  : MODIN17_0/clock_0
Path slack     : 2158913p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158913  RISE       1
MODIN17_0/main_0                        macrocell134   2304   4244  2158913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell134        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:txn\/main_4
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158980p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q  macrocell124   1250   1250  2150663  RISE       1
\LCD_2:BUART:txn\/main_4    macrocell121   2926   4176  2158980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell121        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_bitclk\/main_3
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2158980p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q      macrocell124   1250   1250  2150663  RISE       1
\LCD_2:BUART:tx_bitclk\/main_3  macrocell125   2926   4176  2158980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell124   1250   1250  2150663  RISE       1
\LCD_2:BUART:tx_state_1\/main_3  macrocell122   2924   4174  2158983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell124   1250   1250  2150663  RISE       1
\LCD_2:BUART:tx_state_0\/main_4  macrocell123   2924   4174  2158983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell124   1250   1250  2150663  RISE       1
\LCD_2:BUART:tx_state_2\/main_3  macrocell124   2924   4174  2158983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:txn\/main_4
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159018p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q  macrocell73   1250   1250  2150693  RISE       1
\LCD_1:BUART:txn\/main_4    macrocell70   2889   4139  2159018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159020p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell73   1250   1250  2150693  RISE       1
\LCD_1:BUART:tx_state_0\/main_4  macrocell72   2886   4136  2159020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_bitclk\/main_3
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159020p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q      macrocell73   1250   1250  2150693  RISE       1
\LCD_1:BUART:tx_bitclk\/main_3  macrocell74   2886   4136  2159020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159027p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell73   1250   1250  2150693  RISE       1
\LCD_1:BUART:tx_state_1\/main_3  macrocell71   2880   4130  2159027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159027p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell73   1250   1250  2150693  RISE       1
\LCD_1:BUART:tx_state_2\/main_3  macrocell73   2880   4130  2159027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159030p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell127   1250   1250  2150922  RISE       1
\LCD_2:BUART:rx_state_0\/main_1  macrocell127   2877   4127  2159030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159030p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q         macrocell127   1250   1250  2150922  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_1  macrocell128   2877   4127  2159030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159030p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q               macrocell127   1250   1250  2150922  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_1  macrocell132   2877   4127  2159030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell132        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159030p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q        macrocell127   1250   1250  2150922  RISE       1
\LCD_2:BUART:rx_status_3\/main_1  macrocell135   2877   4127  2159030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159033p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell127   1250   1250  2150922  RISE       1
\LCD_2:BUART:rx_state_3\/main_1  macrocell129   2873   4123  2159033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159033p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell127        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell127   1250   1250  2150922  RISE       1
\LCD_2:BUART:rx_state_2\/main_1  macrocell130   2873   4123  2159033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell130        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell79   1250   1250  2151626  RISE       1
\LCD_1:BUART:rx_state_0\/main_4  macrocell76   2786   4036  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell79   1250   1250  2151626  RISE       1
\LCD_1:BUART:rx_state_3\/main_4  macrocell78   2786   4036  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell79   1250   1250  2151626  RISE       1
\LCD_1:BUART:rx_state_2\/main_4  macrocell79   2786   4036  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q         macrocell79   1250   1250  2151626  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_4  macrocell77   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q               macrocell79   1250   1250  2151626  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_3  macrocell81   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2159136p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q        macrocell79   1250   1250  2151626  RISE       1
\LCD_1:BUART:rx_status_3\/main_4  macrocell84   2771   4021  2159136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2159169p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150454  RISE       1
\LCD_2:BUART:tx_state_1\/main_2               macrocell122     3798   3988  2159169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2159169p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150454  RISE       1
\LCD_2:BUART:tx_state_0\/main_2               macrocell123     3798   3988  2159169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2159169p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3988
-------------------------------------   ---- 
End-of-path arrival time (ps)           3988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150454  RISE       1
\LCD_2:BUART:tx_state_2\/main_2               macrocell124     3798   3988  2159169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:tx_bitclk\/main_2
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2159181p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3976
-------------------------------------   ---- 
End-of-path arrival time (ps)           3976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2150454  RISE       1
\LCD_2:BUART:tx_bitclk\/main_2                macrocell125     3786   3976  2159181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : MODIN17_1/main_2
Capture Clock  : MODIN17_1/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell133        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q       macrocell133   1250   1250  2151546  RISE       1
MODIN17_1/main_2  macrocell133   2612   3862  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell133        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:txn\/q
Path End       : \LCD_2:BUART:txn\/main_0
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2159610p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell121        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:txn\/q       macrocell121   1250   1250  2159610  RISE       1
\LCD_2:BUART:txn\/main_0  macrocell121   2297   3547  2159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell121        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2159611p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell83   1250   1250  2153377  RISE       1
MODIN5_1/main_3  macrocell82   2295   3545  2159611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2159611p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell83   1250   1250  2153377  RISE       1
MODIN5_0/main_2  macrocell83   2295   3545  2159611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:txn\/q
Path End       : \LCD_1:BUART:txn\/main_0
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159614p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell70         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:txn\/q       macrocell70   1250   1250  2159614  RISE       1
\LCD_1:BUART:txn\/main_0  macrocell70   2292   3542  2159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_load_fifo\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159685p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell77         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_load_fifo\/q            macrocell77     1250   1250  2156643  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2601   3851  2159685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159700p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151378  RISE       1
\LCD_1:BUART:tx_state_0\/main_2               macrocell72     3267   3457  2159700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:tx_bitclk\/main_2
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159700p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151378  RISE       1
\LCD_1:BUART:tx_bitclk\/main_2                macrocell74     3267   3457  2159700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3444
-------------------------------------   ---- 
End-of-path arrival time (ps)           3444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151378  RISE       1
\LCD_1:BUART:tx_state_1\/main_2               macrocell71     3254   3444  2159713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159713p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3444
-------------------------------------   ---- 
End-of-path arrival time (ps)           3444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  2151378  RISE       1
\LCD_1:BUART:tx_state_2\/main_2               macrocell73     3254   3444  2159713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_load_fifo\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell128        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_load_fifo\/q            macrocell128     1250   1250  2155422  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   2297   3547  2159990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_2:BUART:tx_state_1\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2160164p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2992
-------------------------------------   ---- 
End-of-path arrival time (ps)           2992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2160164  RISE       1
\LCD_2:BUART:tx_state_1\/main_4               macrocell122     2802   2992  2160164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_2:BUART:tx_state_2\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2160164p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2992
-------------------------------------   ---- 
End-of-path arrival time (ps)           2992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2160164  RISE       1
\LCD_2:BUART:tx_state_2\/main_4               macrocell124     2802   2992  2160164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_2:BUART:txn\/main_5
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2160178p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2160164  RISE       1
\LCD_2:BUART:txn\/main_5                      macrocell121     2789   2979  2160178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell121        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_1:BUART:txn\/main_5
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2160180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2977
-------------------------------------   ---- 
End-of-path arrival time (ps)           2977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160180  RISE       1
\LCD_1:BUART:txn\/main_5                      macrocell70     2787   2977  2160180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell70         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_1:BUART:tx_state_1\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2160198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2959
-------------------------------------   ---- 
End-of-path arrival time (ps)           2959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160180  RISE       1
\LCD_1:BUART:tx_state_1\/main_4               macrocell71     2769   2959  2160198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_1:BUART:tx_state_2\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2160198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2959
-------------------------------------   ---- 
End-of-path arrival time (ps)           2959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  2160180  RISE       1
\LCD_1:BUART:tx_state_2\/main_4               macrocell73     2769   2959  2160198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_status_3\/q
Path End       : \LCD_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2160738p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_status_3\/q       macrocell84    1250   1250  2160738  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_3  statusicell4   4178   5428  2160738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_status_3\/q
Path End       : \LCD_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2162607p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell135        0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_status_3\/q       macrocell135    1250   1250  2162607  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_3  statusicell10   2310   3560  2162607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell10       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12992041p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6190
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18435
-------------------------------------   ----- 
End-of-path arrival time (ps)           18435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                      macrocell107     1250   1250  12992041  RISE       1
\PC:BUART:counter_load_not\/main_1           macrocell26      9425  10675  12992041  RISE       1
\PC:BUART:counter_load_not\/q                macrocell26      3350  14025  12992041  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   4411  18435  12992041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q            macrocell111   1250   1250  12997610  RISE       1
\PC:BUART:rx_counter_load\/main_1  macrocell29    6781   8031  12997610  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell29    3350  11381  12997610  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell     2316  13697  12997610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 12999313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16854
-------------------------------------   ----- 
End-of-path arrival time (ps)           16854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  12999313  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell31      2931   6511  12999313  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell31      3350   9861  12999313  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell8     6993  16854  12999313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell8        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 12999569p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16597
-------------------------------------   ----- 
End-of-path arrival time (ps)           16597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  12999569  RISE       1
\PC:BUART:tx_status_0\/main_3                 macrocell27      7344  10924  12999569  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell27      3350  14274  12999569  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell7     2323  16597  12999569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell7        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12999668p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10989
-------------------------------------   ----- 
End-of-path arrival time (ps)           10989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q                macrocell111     1250   1250  12997610  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   9739  10989  12999668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell12      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13002182p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8475
-------------------------------------   ---- 
End-of-path arrival time (ps)           8475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                macrocell107     1250   1250  12992041  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   7225   8475  13002182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13002409p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8248
-------------------------------------   ---- 
End-of-path arrival time (ps)           8248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q                macrocell106     1250   1250  12992550  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   6998   8248  13002409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:txn\/main_1
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13002825p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q  macrocell106   1250   1250  12992550  RISE       1
\PC:BUART:txn\/main_1    macrocell105   9082  10332  13002825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13003187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12997330  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   7280   7470  13003187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_1\/main_2
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13003424p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12997330  RISE       1
\PC:BUART:tx_state_1\/main_2               macrocell106     9543   9733  13003424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_0\/main_2
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13003424p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12997330  RISE       1
\PC:BUART:tx_state_0\/main_2               macrocell107     9543   9733  13003424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_bitclk\/main_2
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13003424p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12997330  RISE       1
\PC:BUART:tx_bitclk\/main_2                macrocell109     9543   9733  13003424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_0\/main_1
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13003587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell111   1250   1250  12997610  RISE       1
\PC:BUART:rx_state_0\/main_1  macrocell111   8319   9569  13003587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_3\/main_1
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13003587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell111   1250   1250  12997610  RISE       1
\PC:BUART:rx_state_3\/main_1  macrocell113   8319   9569  13003587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_2\/main_1
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13003587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell111   1250   1250  12997610  RISE       1
\PC:BUART:rx_state_2\/main_1  macrocell114   8319   9569  13003587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_2\/main_2
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13003998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9159
-------------------------------------   ---- 
End-of-path arrival time (ps)           9159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12997330  RISE       1
\PC:BUART:tx_state_2\/main_2               macrocell108     8969   9159  13003998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_2\/main_4
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13004293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13004293  RISE       1
\PC:BUART:tx_state_2\/main_4               macrocell108     8673   8863  13004293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_1\/main_4
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13004854p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13004293  RISE       1
\PC:BUART:tx_state_1\/main_4               macrocell106     8112   8302  13004854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13005126p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q         macrocell111   1250   1250  12997610  RISE       1
\PC:BUART:rx_load_fifo\/main_1  macrocell112   6781   8031  13005126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13005126p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q               macrocell111   1250   1250  12997610  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_1  macrocell116   6781   8031  13005126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_status_3\/main_1
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13005126p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q        macrocell111   1250   1250  12997610  RISE       1
\PC:BUART:rx_status_3\/main_1  macrocell119   6781   8031  13005126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PC:BUART:txn\/main_3
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13005127p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                             model name      delay     AT     slack  edge  Fanout
-----------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  13005127  RISE       1
\PC:BUART:txn\/main_3                macrocell105     3659   8029  13005127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:tx_state_0\/main_3
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13005546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  12999569  RISE       1
\PC:BUART:tx_state_0\/main_3                  macrocell107     4030   7610  13005546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13006117p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell110        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q         macrocell110     1250   1250  13000242  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   3290   4540  13006117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell12      0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13006146p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q          macrocell115     1250   1250  13006146  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   3261   4511  13006146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell12      0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:txn\/main_5
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13006757p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13004293  RISE       1
\PC:BUART:txn\/main_5                      macrocell105     6210   6400  13006757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_1\/main_1
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13006988p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell107   1250   1250  12992041  RISE       1
\PC:BUART:tx_state_1\/main_1  macrocell106   4919   6169  13006988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_0\/main_1
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13006988p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell107   1250   1250  12992041  RISE       1
\PC:BUART:tx_state_0\/main_1  macrocell107   4919   6169  13006988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_bitclk\/main_1
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13006988p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q      macrocell107   1250   1250  12992041  RISE       1
\PC:BUART:tx_bitclk\/main_1  macrocell109   4919   6169  13006988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:txn\/main_2
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13007071p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q  macrocell107   1250   1250  12992041  RISE       1
\PC:BUART:txn\/main_2    macrocell105   4835   6085  13007071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_0\/main_0
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13007207p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  13000242  RISE       1
\PC:BUART:rx_state_0\/main_0    macrocell111   4699   5949  13007207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_3\/main_0
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13007207p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  13000242  RISE       1
\PC:BUART:rx_state_3\/main_0    macrocell113   4699   5949  13007207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_2\/main_0
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13007207p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  13000242  RISE       1
\PC:BUART:rx_state_2\/main_0    macrocell114   4699   5949  13007207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13007758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  13000242  RISE       1
\PC:BUART:rx_load_fifo\/main_0  macrocell112   4149   5399  13007758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q        macrocell110   1250   1250  13000242  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_0  macrocell116   4149   5399  13007758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_status_3\/main_0
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13007758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  13000242  RISE       1
\PC:BUART:rx_status_3\/main_0   macrocell119   4149   5399  13007758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007828p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13007828  RISE       1
\PC:BUART:rx_bitclk_enable\/main_1   macrocell115   3389   5329  13007828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_2\/main_1
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13007988p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell107   1250   1250  12992041  RISE       1
\PC:BUART:tx_state_2\/main_1  macrocell108   3919   5169  13007988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13008027  RISE       1
\PC:BUART:rx_bitclk_enable\/main_0   macrocell115   3190   5130  13008027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:txn\/q
Path End       : \PC:BUART:txn\/main_0
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13008120p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1

Data path
pin name               model name    delay     AT     slack  edge  Fanout
---------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:txn\/q       macrocell105   1250   1250  13008120  RISE       1
\PC:BUART:txn\/main_0  macrocell105   3787   5037  13008120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:txn\/main_6
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13008183p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                model name    delay     AT     slack  edge  Fanout
----------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q  macrocell109   1250   1250  13008183  RISE       1
\PC:BUART:txn\/main_6   macrocell105   3724   4974  13008183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008322p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  13008322  RISE       1
\PC:BUART:rx_bitclk_enable\/main_2   macrocell115   2895   4835  13008322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:txn\/main_4
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13008359p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q  macrocell108   1250   1250  12993726  RISE       1
\PC:BUART:txn\/main_4    macrocell105   3548   4798  13008359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell105        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_0\/main_9
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13008414  RISE       1
\PC:BUART:rx_state_0\/main_9         macrocell111   2802   4742  13008414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_3\/main_7
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13008414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13008414  RISE       1
\PC:BUART:rx_state_3\/main_7         macrocell113   2802   4742  13008414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_2\/main_8
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008414p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13008414  RISE       1
\PC:BUART:rx_state_2\/main_8         macrocell114   2802   4742  13008414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13008417p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  13008414  RISE       1
\PC:BUART:rx_load_fifo\/main_7       macrocell112   2800   4740  13008417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_0\/main_8
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13008418  RISE       1
\PC:BUART:rx_state_0\/main_8         macrocell111   2798   4738  13008418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_3\/main_6
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13008418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13008418  RISE       1
\PC:BUART:rx_state_3\/main_6         macrocell113   2798   4738  13008418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_2\/main_7
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13008418  RISE       1
\PC:BUART:rx_state_2\/main_7         macrocell114   2798   4738  13008418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_0\/main_7
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008422p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13008422  RISE       1
\PC:BUART:rx_state_0\/main_7         macrocell111   2795   4735  13008422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_3\/main_5
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13008422p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13008422  RISE       1
\PC:BUART:rx_state_3\/main_5         macrocell113   2795   4735  13008422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_2\/main_6
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008422p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13008422  RISE       1
\PC:BUART:rx_state_2\/main_6         macrocell114   2795   4735  13008422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13008431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  13008418  RISE       1
\PC:BUART:rx_load_fifo\/main_6       macrocell112   2786   4726  13008431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13008434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  13008422  RISE       1
\PC:BUART:rx_load_fifo\/main_5       macrocell112   2782   4722  13008434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13008560p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13007828  RISE       1
MODIN13_1/main_1                     macrocell117   2657   4597  13008560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13008560p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13007828  RISE       1
MODIN13_0/main_1                     macrocell118   2657   4597  13008560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_0\/main_2
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  13006146  RISE       1
\PC:BUART:rx_state_0\/main_2   macrocell111   3281   4531  13008625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_3\/main_2
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13008625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  13006146  RISE       1
\PC:BUART:rx_state_3\/main_2   macrocell113   3281   4531  13008625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_2\/main_2
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008625p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  13006146  RISE       1
\PC:BUART:rx_state_2\/main_2   macrocell114   3281   4531  13008625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13008638p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q   macrocell115   1250   1250  13006146  RISE       1
\PC:BUART:rx_load_fifo\/main_2  macrocell112   3269   4519  13008638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_status_3\/main_2
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13008638p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  13006146  RISE       1
\PC:BUART:rx_status_3\/main_2  macrocell119   3269   4519  13008638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_status_3\/q
Path End       : \PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 13008669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13016167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_status_3\/q       macrocell119   1250   1250  13008669  RISE       1
\PC:BUART:sRX:RxSts\/status_3  statusicell8   6247   7497  13008669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell8        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \PC:BUART:rx_state_0\/main_6
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008819p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell118        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                   macrocell118   1250   1250  13003346  RISE       1
\PC:BUART:rx_state_0\/main_6  macrocell111   3088   4338  13008819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \PC:BUART:rx_status_3\/main_6
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13008819p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell118        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                    macrocell118   1250   1250  13003346  RISE       1
\PC:BUART:rx_status_3\/main_6  macrocell119   3088   4338  13008819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \PC:BUART:rx_state_0\/main_5
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008842p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell117        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                   macrocell117   1250   1250  13003353  RISE       1
\PC:BUART:rx_state_0\/main_5  macrocell111   3064   4314  13008842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \PC:BUART:rx_status_3\/main_5
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13008848p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                    macrocell117   1250   1250  13003353  RISE       1
\PC:BUART:rx_status_3\/main_5  macrocell119   3058   4308  13008848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13008901p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13008027  RISE       1
MODIN13_1/main_0                     macrocell117   2316   4256  13008901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13008901p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13008027  RISE       1
MODIN13_0/main_0                     macrocell118   2316   4256  13008901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13008963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell118        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell118   1250   1250  13003346  RISE       1
MODIN13_1/main_3  macrocell117   2944   4194  13008963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13008963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell118        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell118   1250   1250  13003346  RISE       1
MODIN13_0/main_2  macrocell118   2944   4194  13008963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13008969p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell117        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q       macrocell117   1250   1250  13003353  RISE       1
MODIN13_1/main_2  macrocell117   2937   4187  13008969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell117        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_2\/main_3
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13008977p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell108   1250   1250  12993726  RISE       1
\PC:BUART:tx_state_2\/main_3  macrocell108   2929   4179  13008977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_1\/main_3
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13008980p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell108   1250   1250  12993726  RISE       1
\PC:BUART:tx_state_1\/main_3  macrocell106   2927   4177  13008980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_0\/main_4
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13008980p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell108   1250   1250  12993726  RISE       1
\PC:BUART:tx_state_0\/main_4  macrocell107   2927   4177  13008980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_bitclk\/main_3
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13008980p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q      macrocell108   1250   1250  12993726  RISE       1
\PC:BUART:tx_bitclk\/main_3  macrocell109   2927   4177  13008980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_0\/main_3
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13009088p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell113   1250   1250  13001573  RISE       1
\PC:BUART:rx_state_0\/main_3  macrocell111   2819   4069  13009088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_3\/main_3
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13009088p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell113   1250   1250  13001573  RISE       1
\PC:BUART:rx_state_3\/main_3  macrocell113   2819   4069  13009088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_2\/main_3
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13009088p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell113   1250   1250  13001573  RISE       1
\PC:BUART:rx_state_2\/main_3  macrocell114   2819   4069  13009088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13009089p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q         macrocell113   1250   1250  13001573  RISE       1
\PC:BUART:rx_load_fifo\/main_3  macrocell112   2818   4068  13009089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009089p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q               macrocell113   1250   1250  13001573  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_2  macrocell116   2818   4068  13009089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_status_3\/main_3
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13009089p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q        macrocell113   1250   1250  13001573  RISE       1
\PC:BUART:rx_status_3\/main_3  macrocell119   2818   4068  13009089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_2\/main_5
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13009097p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell109   1250   1250  13008183  RISE       1
\PC:BUART:tx_state_2\/main_5  macrocell108   2809   4059  13009097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_1\/main_5
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13009116p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell109   1250   1250  13008183  RISE       1
\PC:BUART:tx_state_1\/main_5  macrocell106   2790   4040  13009116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_0\/main_5
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13009116p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell109   1250   1250  13008183  RISE       1
\PC:BUART:tx_state_0\/main_5  macrocell107   2790   4040  13009116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_2\/main_0
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13009288p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell106   1250   1250  12992550  RISE       1
\PC:BUART:tx_state_2\/main_0  macrocell108   2618   3868  13009288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell108        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13009294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q         macrocell114   1250   1250  13001778  RISE       1
\PC:BUART:rx_load_fifo\/main_4  macrocell112   2613   3863  13009294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q               macrocell114   1250   1250  13001778  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_3  macrocell116   2613   3863  13009294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_status_3\/main_4
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13009294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q        macrocell114   1250   1250  13001778  RISE       1
\PC:BUART:rx_status_3\/main_4  macrocell119   2613   3863  13009294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell119        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_1\/main_0
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13009296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell106   1250   1250  12992550  RISE       1
\PC:BUART:tx_state_1\/main_0  macrocell106   2611   3861  13009296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_0\/main_0
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13009296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell106   1250   1250  12992550  RISE       1
\PC:BUART:tx_state_0\/main_0  macrocell107   2611   3861  13009296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell107        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_bitclk\/main_0
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13009296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell106        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q      macrocell106   1250   1250  12992550  RISE       1
\PC:BUART:tx_bitclk\/main_0  macrocell109   2611   3861  13009296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_0\/main_4
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13009296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell114   1250   1250  13001778  RISE       1
\PC:BUART:rx_state_0\/main_4  macrocell111   2611   3861  13009296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell111        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_3\/main_4
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13009296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell114   1250   1250  13001778  RISE       1
\PC:BUART:rx_state_3\/main_4  macrocell113   2611   3861  13009296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell113        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_2\/main_4
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13009296p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell114   1250   1250  13001778  RISE       1
\PC:BUART:rx_state_2\/main_4  macrocell114   2611   3861  13009296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_last\/q
Path End       : \PC:BUART:rx_state_2\/main_5
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13009605p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell120        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_last\/q          macrocell120   1250   1250  13009605  RISE       1
\PC:BUART:rx_state_2\/main_5  macrocell114   2302   3552  13009605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell114        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_load_fifo\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009656p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3130
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell112        0      0  RISE       1

Data path
pin name                             model name      delay     AT     slack  edge  Fanout
-----------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_load_fifo\/q            macrocell112     1250   1250  13001164  RISE       1
\PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   2631   3881  13009656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell12      0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21708740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19234
-------------------------------------   ----- 
End-of-path arrival time (ps)           19234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q            macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_counter_load\/main_1  macrocell5    8343   9593  21708740  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell5    3350  12943  21708740  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell    6291  19234  21708740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21713073p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14071
-------------------------------------   ----- 
End-of-path arrival time (ps)           14071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                      macrocell87     1250   1250  21713073  RISE       1
\Impresora:BUART:counter_load_not\/main_0           macrocell18     7165   8415  21713073  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell18     3350  11765  21713073  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2305  14071  21713073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LP:BUART:sRX:RxBitCounter\/clock
Path slack     : 21714268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13705
-------------------------------------   ----- 
End-of-path arrival time (ps)           13705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\LP:BUART:rx_counter_load\/main_0     macrocell45   6862   8112  21714268  RISE       1
\LP:BUART:rx_counter_load\/q          macrocell45   3350  11462  21714268  RISE       1
\LP:BUART:sRX:RxBitCounter\/load      count7cell    2243  13705  21714268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_1\/q
Path End       : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21714746p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12398
-------------------------------------   ----- 
End-of-path arrival time (ps)           12398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_1\/q                      macrocell138     1250   1250  21714746  RISE       1
\LP:BUART:counter_load_not\/main_0           macrocell42      5532   6782  21714746  RISE       1
\LP:BUART:counter_load_not\/q                macrocell42      3350  10132  21714746  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell17   2265  12398  21714746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell17      0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Impresora:BUART:sRX:RxBitCounter\/clock
Path slack     : 21715050p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12923
-------------------------------------   ----- 
End-of-path arrival time (ps)           12923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q            macrocell92   1250   1250  21715050  RISE       1
\Impresora:BUART:rx_counter_load\/main_1  macrocell21   5392   6642  21715050  RISE       1
\Impresora:BUART:rx_counter_load\/q       macrocell21   3350   9992  21715050  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/load   count7cell    2931  12923  21715050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21716212p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11112
-------------------------------------   ----- 
End-of-path arrival time (ps)           11112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q         macrocell55     1250   1250  21711312  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9862  11112  21716212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21716577p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10566
-------------------------------------   ----- 
End-of-path arrival time (ps)           10566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                      macrocell51     1250   1250  21716577  RISE       1
\Surtidor:BUART:counter_load_not\/main_0           macrocell2      3674   4924  21716577  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell2      3350   8274  21716577  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10566  21716577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:TxSts\/status_0
Capture Clock  : \Surtidor:BUART:sTX:TxSts\/clock
Path slack     : 21716578p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16255
-------------------------------------   ----- 
End-of-path arrival time (ps)           16255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q        macrocell51    1250   1250  21716577  RISE       1
\Surtidor:BUART:tx_status_0\/main_0  macrocell3     6240   7490  21716578  RISE       1
\Surtidor:BUART:tx_status_0\/q       macrocell3     3350  10840  21716578  RISE       1
\Surtidor:BUART:sTX:TxSts\/status_0  statusicell1   5415  16255  21716578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21717370p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9953
-------------------------------------   ---- 
End-of-path arrival time (ps)           9953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q          macrocell55     1250   1250  21711312  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   8703   9953  21717370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21717581p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9742
-------------------------------------   ---- 
End-of-path arrival time (ps)           9742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q   macrocell55      1250   1250  21711312  RISE       1
\LP:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell18   8492   9742  21717581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxShifter:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sTX:TxSts\/status_0
Capture Clock  : \Impresora:BUART:sTX:TxSts\/clock
Path slack     : 21717829p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15004
-------------------------------------   ----- 
End-of-path arrival time (ps)           15004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21717829  RISE       1
\Impresora:BUART:tx_status_0\/main_3                 macrocell19     5138   8718  21717829  RISE       1
\Impresora:BUART:tx_status_0\/q                      macrocell19     3350  12068  21717829  RISE       1
\Impresora:BUART:sTX:TxSts\/status_0                 statusicell5    2937  15004  21717829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21717870p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11953
-------------------------------------   ----- 
End-of-path arrival time (ps)           11953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_state_2\/main_0    macrocell60  10703  11953  21717870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LP:BUART:sTX:TxSts\/status_0
Capture Clock  : \LP:BUART:sTX:TxSts\/clock
Path slack     : 21718640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14193
-------------------------------------   ----- 
End-of-path arrival time (ps)           14193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:TxShifter:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  21718640  RISE       1
\LP:BUART:tx_status_0\/main_3                 macrocell43      4385   7965  21718640  RISE       1
\LP:BUART:tx_status_0\/q                      macrocell43      3350  11315  21718640  RISE       1
\LP:BUART:sTX:TxSts\/status_0                 statusicell11    2878  14193  21718640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:TxSts\/clock                                 statusicell11       0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_0
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21718723p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11100
-------------------------------------   ----- 
End-of-path arrival time (ps)           11100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_0  macrocell58   9850  11100  21718723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21718723p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11100
-------------------------------------   ----- 
End-of-path arrival time (ps)           11100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_status_2\/main_0   macrocell65   9850  11100  21718723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21718723p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11100
-------------------------------------   ----- 
End-of-path arrival time (ps)           11100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q         macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_0  macrocell67   9850  11100  21718723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21718733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11090
-------------------------------------   ----- 
End-of-path arrival time (ps)           11090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_state_0\/main_0    macrocell57   9840  11090  21718733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21718733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11090
-------------------------------------   ----- 
End-of-path arrival time (ps)           11090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_state_3\/main_0    macrocell59   9840  11090  21718733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21718733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11090
-------------------------------------   ----- 
End-of-path arrival time (ps)           11090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_status_3\/main_0   macrocell66   9840  11090  21718733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21718733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11090
-------------------------------------   ----- 
End-of-path arrival time (ps)           11090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q   macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_0  macrocell69   9840  11090  21718733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:sRX:RxSts\/status_4
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21719045p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  21719045  RISE       1
\Surtidor:BUART:rx_status_4\/main_1                 macrocell7      2321   5901  21719045  RISE       1
\Surtidor:BUART:rx_status_4\/q                      macrocell7      3350   9251  21719045  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_4                 statusicell2    4538  13788  21719045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21719161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell57     1250   1250  21708740  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6913   8163  21719161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21719364p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                macrocell87     1250   1250  21713073  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   6709   7959  21719364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21719840p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                macrocell51     1250   1250  21716577  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6233   7483  21719840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_0\/main_0
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 21719878p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9945
-------------------------------------   ---- 
End-of-path arrival time (ps)           9945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Impresora:BUART:rx_state_0\/main_0   macrocell92   8695   9945  21719878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_3\/main_0
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 21719878p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9945
-------------------------------------   ---- 
End-of-path arrival time (ps)           9945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Impresora:BUART:rx_state_3\/main_0   macrocell94   8695   9945  21719878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_status_3\/main_0
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 21719878p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9945
-------------------------------------   ---- 
End-of-path arrival time (ps)           9945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\Impresora:BUART:rx_status_3\/main_0  macrocell101   8695   9945  21719878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_load_fifo\/main_0
Capture Clock  : \LP:BUART:rx_load_fifo\/clock_0
Path slack     : 21720075p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_load_fifo\/main_0        macrocell144   8498   9748  21720075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_load_fifo\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_state_2\/main_0
Capture Clock  : \LP:BUART:rx_state_2\/clock_0
Path slack     : 21720075p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_state_2\/main_0          macrocell146   8498   9748  21720075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_status_2\/main_0
Capture Clock  : \LP:BUART:rx_status_2\/clock_0
Path slack     : 21720075p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_status_2\/main_0         macrocell151   8498   9748  21720075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_2\/clock_0                             macrocell151        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21720231p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q               macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_1  macrocell62   8343   9593  21720231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell62         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21720378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                macrocell52     1250   1250  21716784  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5695   6945  21720378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_4
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21720378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q         macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_4  macrocell58   8195   9445  21720378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21720378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_status_2\/main_4  macrocell65   8195   9445  21720378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21720378p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q                macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_5  macrocell67   8195   9445  21720378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21720605p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9219
-------------------------------------   ---- 
End-of-path arrival time (ps)           9219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q               macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_3  macrocell62   7969   9219  21720605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell62         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sRX:RxSts\/status_4
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 21720662p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12171
-------------------------------------   ----- 
End-of-path arrival time (ps)           12171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  21720662  RISE       1
\Impresora:BUART:rx_status_4\/main_1                 macrocell23     2923   6503  21720662  RISE       1
\Impresora:BUART:rx_status_4\/q                      macrocell23     3350   9853  21720662  RISE       1
\Impresora:BUART:sRX:RxSts\/status_4                 statusicell6    2318  12171  21720662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LP:BUART:sRX:RxSts\/status_4
Capture Clock  : \LP:BUART:sRX:RxSts\/clock
Path slack     : 21720740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12093
-------------------------------------   ----- 
End-of-path arrival time (ps)           12093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxShifter:u0\/clock                          datapathcell18      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  21720740  RISE       1
\LP:BUART:rx_status_4\/main_1                 macrocell47      2846   6426  21720740  RISE       1
\LP:BUART:rx_status_4\/q                      macrocell47      3350   9776  21720740  RISE       1
\LP:BUART:sRX:RxSts\/status_4                 statusicell12    2317  12093  21720740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxSts\/clock                                 statusicell12       0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:tx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21720809p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  21716707  RISE       1
\Surtidor:BUART:tx_state_0\/main_3                  macrocell52     5434   9014  21720809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21720941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_state_0\/main_5  macrocell57   7633   8883  21720941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21720941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_state_3\/main_4  macrocell59   7633   8883  21720941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21720941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_status_3\/main_5  macrocell66   7633   8883  21720941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21720941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q          macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_5  macrocell69   7633   8883  21720941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_2\/main_0
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 21720963p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8861
-------------------------------------   ---- 
End-of-path arrival time (ps)           8861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55   1250   1250  21711312  RISE       1
\Impresora:BUART:rx_state_2\/main_0   macrocell95   7611   8861  21720963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:tx_state_0\/main_3
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 21721106p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21717829  RISE       1
\Impresora:BUART:tx_state_0\/main_3                  macrocell88     5138   8718  21721106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21721126p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell61     1250   1250  21721126  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4947   6197  21721126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21721229p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  21721126  RISE       1
\Surtidor:BUART:rx_state_2\/main_2   macrocell60   7344   8594  21721229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_1\/q
Path End       : \LP:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21721358p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_1\/q                macrocell138     1250   1250  21714746  RISE       1
\LP:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell16   4715   5965  21721358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:TxShifter:u0\/clock                          datapathcell16      0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_0\/main_0
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 21721408p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell87   1250   1250  21713073  RISE       1
\Impresora:BUART:tx_state_0\/main_0  macrocell88   7165   8415  21721408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21721551p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8273
-------------------------------------   ---- 
End-of-path arrival time (ps)           8273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q               macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_2  macrocell62   7023   8273  21721551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell62         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_1
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21721666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q         macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_1  macrocell58   6907   8157  21721666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21721666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_status_2\/main_1  macrocell65   6907   8157  21721666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21721666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_1  macrocell67   6907   8157  21721666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21721698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_state_stop1_reg\/main_0  macrocell148   6875   8125  21721698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_stop1_reg\/clock_0                      macrocell148        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_status_3\/main_0
Capture Clock  : \LP:BUART:rx_status_3\/clock_0
Path slack     : 21721698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_status_3\/main_0         macrocell152   6875   8125  21721698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_3\/clock_0                             macrocell152        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \LP:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21721698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q   macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_parity_error_pre\/main_0  macrocell153   6875   8125  21721698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_parity_bit\/main_0
Capture Clock  : \LP:BUART:rx_parity_bit\/clock_0
Path slack     : 21721698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_parity_bit\/main_0       macrocell155   6875   8125  21721698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21721701p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21718125  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   5432   5622  21721701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_state_0\/main_0
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 21721711p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_state_0\/main_0          macrocell143   6862   8112  21721711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \LP:BUART:rx_state_3\/main_0
Capture Clock  : \LP:BUART:rx_state_3\/clock_0
Path slack     : 21721711p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\LP:BUART:rx_state_3\/main_0          macrocell145   6862   8112  21721711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21721756p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                macrocell88     1250   1250  21717934  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4317   5567  21721756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21721837p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q          macrocell147     1250   1250  21721837  RISE       1
\LP:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell18   4237   5487  21721837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxShifter:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LP:BUART:tx_state_0\/main_3
Capture Clock  : \LP:BUART:tx_state_0\/clock_0
Path slack     : 21721860p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:TxShifter:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  21718640  RISE       1
\LP:BUART:tx_state_0\/main_3                  macrocell139     4383   7963  21721860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_0
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 21721939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q   macrocell55   1250   1250  21711312  RISE       1
\Impresora:BUART:rx_load_fifo\/main_0  macrocell93   6635   7885  21721939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_status_2\/main_0
Capture Clock  : \Impresora:BUART:rx_status_2\/clock_0
Path slack     : 21721939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell55    1250   1250  21711312  RISE       1
\Impresora:BUART:rx_status_2\/main_0  macrocell100   6635   7885  21721939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_2\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Impresora:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21721939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q          macrocell55    1250   1250  21711312  RISE       1
\Impresora:BUART:rx_parity_error_pre\/main_0  macrocell102   6635   7885  21721939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_parity_bit\/main_0
Capture Clock  : \Impresora:BUART:rx_parity_bit\/clock_0
Path slack     : 21721939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q    macrocell55    1250   1250  21711312  RISE       1
\Impresora:BUART:rx_parity_bit\/main_0  macrocell104   6635   7885  21721939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21722118p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  21721126  RISE       1
\Surtidor:BUART:rx_state_0\/main_2   macrocell57   6455   7705  21722118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21722118p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  21721126  RISE       1
\Surtidor:BUART:rx_state_3\/main_2   macrocell59   6455   7705  21722118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21722118p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  21721126  RISE       1
\Surtidor:BUART:rx_status_3\/main_2  macrocell66   6455   7705  21722118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21722118p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q    macrocell61   1250   1250  21721126  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_2  macrocell69   6455   7705  21722118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21722141p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q                macrocell92     1250   1250  21715050  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3932   5182  21722141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:txn\/main_1
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 21722326p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q  macrocell87   1250   1250  21713073  RISE       1
\Impresora:BUART:txn\/main_1    macrocell86   6247   7497  21722326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:txn\/main_1
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21722333p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q  macrocell51   1250   1250  21716577  RISE       1
\Surtidor:BUART:txn\/main_1    macrocell50   6240   7490  21722333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_0\/main_5
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 21722401p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7422
-------------------------------------   ---- 
End-of-path arrival time (ps)           7422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell95   1250   1250  21717656  RISE       1
\Impresora:BUART:rx_state_0\/main_5  macrocell92   6172   7422  21722401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_3\/main_4
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 21722401p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7422
-------------------------------------   ---- 
End-of-path arrival time (ps)           7422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell95   1250   1250  21717656  RISE       1
\Impresora:BUART:rx_state_3\/main_4  macrocell94   6172   7422  21722401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_status_3\/main_5
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 21722401p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7422
-------------------------------------   ---- 
End-of-path arrival time (ps)           7422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q        macrocell95    1250   1250  21717656  RISE       1
\Impresora:BUART:rx_status_3\/main_5  macrocell101   6172   7422  21722401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_1\/q
Path End       : \LP:BUART:txn\/main_1
Capture Clock  : \LP:BUART:txn\/clock_0
Path slack     : 21722496p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_1\/q  macrocell138   1250   1250  21714746  RISE       1
\LP:BUART:txn\/main_1    macrocell137   6077   7327  21722496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LP:BUART:txn\/main_3
Capture Clock  : \LP:BUART:txn\/clock_0
Path slack     : 21722576p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:TxShifter:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                             model name      delay     AT     slack  edge  Fanout
-----------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:TxShifter:u0\/so_comb  datapathcell16   4370   4370  21722576  RISE       1
\LP:BUART:txn\/main_3                macrocell137     2878   7248  21722576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_2\/main_1
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 21722618p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell92   1250   1250  21715050  RISE       1
\Impresora:BUART:rx_state_2\/main_1  macrocell95   5955   7205  21722618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21722623p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_state_2\/main_1  macrocell60   5951   7201  21722623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21722702p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7121
-------------------------------------   ---- 
End-of-path arrival time (ps)           7121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell60   1250   1250  21709114  RISE       1
\Surtidor:BUART:rx_state_2\/main_4  macrocell60   5871   7121  21722702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21722724p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21718703  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4409   4599  21722724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21722803p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q        macrocell55   1250   1250  21711312  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_0  macrocell62   5770   7020  21722803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell62         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_0\/q
Path End       : \LP:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21722853p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_0\/q                macrocell139     1250   1250  21715985  RISE       1
\LP:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell16   3220   4470  21722853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:TxShifter:u0\/clock                          datapathcell16      0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:txn\/main_2
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21722875p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q  macrocell52   1250   1250  21716784  RISE       1
\Surtidor:BUART:txn\/main_2    macrocell50   5698   6948  21722875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_1\/main_0
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 21722890p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell87   1250   1250  21713073  RISE       1
\Impresora:BUART:tx_state_1\/main_0  macrocell87   5684   6934  21722890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_2\/main_0
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 21722890p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell87   1250   1250  21713073  RISE       1
\Impresora:BUART:tx_state_2\/main_0  macrocell89   5684   6934  21722890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_bitclk\/main_0
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 21722890p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q      macrocell87   1250   1250  21713073  RISE       1
\Impresora:BUART:tx_bitclk\/main_0  macrocell90   5684   6934  21722890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_parity_bit\/main_1
Capture Clock  : \Impresora:BUART:tx_parity_bit\/clock_0
Path slack     : 21722890p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q          macrocell87   1250   1250  21713073  RISE       1
\Impresora:BUART:tx_parity_bit\/main_1  macrocell91   5684   6934  21722890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_parity_bit\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21722912p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q                macrocell143     1250   1250  21717977  RISE       1
\LP:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell18   3161   4411  21722912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxShifter:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_1\/q
Path End       : \LP:BUART:tx_bitclk\/main_0
Capture Clock  : \LP:BUART:tx_bitclk\/clock_0
Path slack     : 21723041p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6782
-------------------------------------   ---- 
End-of-path arrival time (ps)           6782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_1\/q      macrocell138   1250   1250  21714746  RISE       1
\LP:BUART:tx_bitclk\/main_0  macrocell141   5532   6782  21723041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_1\/q
Path End       : \LP:BUART:tx_parity_bit\/main_1
Capture Clock  : \LP:BUART:tx_parity_bit\/clock_0
Path slack     : 21723041p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6782
-------------------------------------   ---- 
End-of-path arrival time (ps)           6782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_1\/q          macrocell138   1250   1250  21714746  RISE       1
\LP:BUART:tx_parity_bit\/main_1  macrocell142   5532   6782  21723041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_parity_bit\/clock_0                           macrocell142        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Impresora:BUART:txn\/main_3
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 21723121p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  21723121  RISE       1
\Impresora:BUART:txn\/main_3                macrocell86     2332   6702  21723121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_2\/main_3
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 21723137p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell94   1250   1250  21715566  RISE       1
\Impresora:BUART:rx_state_2\/main_3  macrocell95   5436   6686  21723137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21723181p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q               macrocell92   1250   1250  21715050  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_1  macrocell97   5392   6642  21723181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell97         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21723187p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q          macrocell96     1250   1250  21723187  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   2886   4136  21723187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_2\/q
Path End       : \LP:BUART:txn\/main_4
Capture Clock  : \LP:BUART:txn\/clock_0
Path slack     : 21723210p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_2\/q  macrocell140   1250   1250  21715444  RISE       1
\LP:BUART:txn\/main_4    macrocell137   5363   6613  21723210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Surtidor:BUART:txn\/main_3
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21723211p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  21723211  RISE       1
\Surtidor:BUART:txn\/main_3                macrocell50     2242   6612  21723211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21723366p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_state_2\/main_3  macrocell60   5208   6458  21723366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21723552p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_state_0\/main_1  macrocell57   5021   6271  21723552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21723552p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_state_3\/main_1  macrocell59   5021   6271  21723552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21723552p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_status_3\/main_1  macrocell66   5021   6271  21723552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21723552p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q          macrocell57   1250   1250  21708740  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_1  macrocell69   5021   6271  21723552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:tx_state_1\/main_2
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 21723648p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21718125  RISE       1
\Impresora:BUART:tx_state_1\/main_2               macrocell87     5985   6175  21723648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:tx_state_2\/main_2
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 21723648p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21718125  RISE       1
\Impresora:BUART:tx_state_2\/main_2               macrocell89     5985   6175  21723648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:tx_bitclk\/main_2
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 21723648p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21718125  RISE       1
\Impresora:BUART:tx_bitclk\/main_2                macrocell90     5985   6175  21723648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_1\/main_1
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 21723693p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell88   1250   1250  21717934  RISE       1
\Impresora:BUART:tx_state_1\/main_1  macrocell87   4880   6130  21723693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_2\/main_1
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 21723693p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell88   1250   1250  21717934  RISE       1
\Impresora:BUART:tx_state_2\/main_1  macrocell89   4880   6130  21723693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_bitclk\/main_1
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 21723693p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q      macrocell88   1250   1250  21717934  RISE       1
\Impresora:BUART:tx_bitclk\/main_1  macrocell90   4880   6130  21723693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_parity_bit\/main_2
Capture Clock  : \Impresora:BUART:tx_parity_bit\/clock_0
Path slack     : 21723693p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q          macrocell88   1250   1250  21717934  RISE       1
\Impresora:BUART:tx_parity_bit\/main_2  macrocell91   4880   6130  21723693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_parity_bit\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21723697p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q               macrocell94   1250   1250  21715566  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_2  macrocell97   4876   6126  21723697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell97         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_2\/q
Path End       : \LP:BUART:tx_bitclk\/main_3
Capture Clock  : \LP:BUART:tx_bitclk\/clock_0
Path slack     : 21723740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_2\/q      macrocell140   1250   1250  21715444  RISE       1
\LP:BUART:tx_bitclk\/main_3  macrocell141   4834   6084  21723740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_2\/q
Path End       : \LP:BUART:tx_parity_bit\/main_3
Capture Clock  : \LP:BUART:tx_parity_bit\/clock_0
Path slack     : 21723740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_2\/q          macrocell140   1250   1250  21715444  RISE       1
\LP:BUART:tx_parity_bit\/main_3  macrocell142   4834   6084  21723740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_parity_bit\/clock_0                           macrocell142        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_4
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 21723785p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q         macrocell95   1250   1250  21717656  RISE       1
\Impresora:BUART:rx_load_fifo\/main_4  macrocell93   4788   6038  21723785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_status_2\/main_4
Capture Clock  : \Impresora:BUART:rx_status_2\/clock_0
Path slack     : 21723785p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q        macrocell95    1250   1250  21717656  RISE       1
\Impresora:BUART:rx_status_2\/main_4  macrocell100   4788   6038  21723785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_2\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Impresora:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21723785p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q                macrocell95    1250   1250  21717656  RISE       1
\Impresora:BUART:rx_parity_error_pre\/main_5  macrocell102   4788   6038  21723785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_parity_bit\/main_5
Capture Clock  : \Impresora:BUART:rx_parity_bit\/clock_0
Path slack     : 21723785p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q          macrocell95    1250   1250  21717656  RISE       1
\Impresora:BUART:rx_parity_bit\/main_5  macrocell104   4788   6038  21723785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:rx_load_fifo\/main_2
Capture Clock  : \LP:BUART:rx_load_fifo\/clock_0
Path slack     : 21723811p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q   macrocell147   1250   1250  21721837  RISE       1
\LP:BUART:rx_load_fifo\/main_2  macrocell144   4762   6012  21723811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_load_fifo\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:rx_state_2\/main_2
Capture Clock  : \LP:BUART:rx_state_2\/clock_0
Path slack     : 21723811p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q  macrocell147   1250   1250  21721837  RISE       1
\LP:BUART:rx_state_2\/main_2   macrocell146   4762   6012  21723811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:rx_status_2\/main_2
Capture Clock  : \LP:BUART:rx_status_2\/clock_0
Path slack     : 21723811p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q  macrocell147   1250   1250  21721837  RISE       1
\LP:BUART:rx_status_2\/main_2  macrocell151   4762   6012  21723811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_2\/clock_0                             macrocell151        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LP:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21723993p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  21719098  RISE       1
\LP:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell16   3140   3330  21723993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:TxShifter:u0\/clock                          datapathcell16      0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_0\/main_4
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 21724065p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell94   1250   1250  21715566  RISE       1
\Impresora:BUART:rx_state_0\/main_4  macrocell92   4508   5758  21724065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_3\/main_3
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 21724065p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell94   1250   1250  21715566  RISE       1
\Impresora:BUART:rx_state_3\/main_3  macrocell94   4508   5758  21724065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_status_3\/main_4
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 21724065p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q        macrocell94    1250   1250  21715566  RISE       1
\Impresora:BUART:rx_status_3\/main_4  macrocell101   4508   5758  21724065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_0\/main_1
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 21724076p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell92   1250   1250  21715050  RISE       1
\Impresora:BUART:rx_state_0\/main_1  macrocell92   4497   5747  21724076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_3\/main_1
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 21724076p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell92   1250   1250  21715050  RISE       1
\Impresora:BUART:rx_state_3\/main_1  macrocell94   4497   5747  21724076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_status_3\/main_1
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 21724076p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q        macrocell92    1250   1250  21715050  RISE       1
\Impresora:BUART:rx_status_3\/main_1  macrocell101   4497   5747  21724076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:txn\/main_4
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21724143p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q  macrocell53   1250   1250  21717435  RISE       1
\Surtidor:BUART:txn\/main_4    macrocell50   4430   5680  21724143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21724192p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q         macrocell55   1250   1250  21711312  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_0  macrocell97   4381   5631  21724192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell97         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21724269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_state_0\/main_4  macrocell57   4304   5554  21724269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21724269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_state_3\/main_3  macrocell59   4304   5554  21724269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21724269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_status_3\/main_4  macrocell66   4304   5554  21724269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21724269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q          macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_4  macrocell69   4304   5554  21724269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_load_fifo\/main_3
Capture Clock  : \LP:BUART:rx_load_fifo\/clock_0
Path slack     : 21724272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q         macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_load_fifo\/main_3  macrocell144   4302   5552  21724272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_load_fifo\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_state_2\/main_3
Capture Clock  : \LP:BUART:rx_state_2\/clock_0
Path slack     : 21724272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q       macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_state_2\/main_3  macrocell146   4302   5552  21724272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_status_2\/main_3
Capture Clock  : \LP:BUART:rx_status_2\/clock_0
Path slack     : 21724272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q        macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_status_2\/main_3  macrocell151   4302   5552  21724272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_2\/clock_0                             macrocell151        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_0\/q
Path End       : \LP:BUART:tx_bitclk\/main_1
Capture Clock  : \LP:BUART:tx_bitclk\/clock_0
Path slack     : 21724280p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_0\/q      macrocell139   1250   1250  21715985  RISE       1
\LP:BUART:tx_bitclk\/main_1  macrocell141   4293   5543  21724280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_0\/q
Path End       : \LP:BUART:tx_parity_bit\/main_2
Capture Clock  : \LP:BUART:tx_parity_bit\/clock_0
Path slack     : 21724280p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_0\/q          macrocell139   1250   1250  21715985  RISE       1
\LP:BUART:tx_parity_bit\/main_2  macrocell142   4293   5543  21724280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_parity_bit\/clock_0                           macrocell142        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_0\/q
Path End       : \LP:BUART:txn\/main_2
Capture Clock  : \LP:BUART:txn\/clock_0
Path slack     : 21724287p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1

Data path
pin name                 model name    delay     AT     slack  edge  Fanout
-----------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_0\/q  macrocell139   1250   1250  21715985  RISE       1
\LP:BUART:txn\/main_2    macrocell137   4286   5536  21724287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:txn\/main_6
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21724348p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q  macrocell54   1250   1250  21724348  RISE       1
\Surtidor:BUART:txn\/main_6   macrocell50   4225   5475  21724348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_bitclk\/q
Path End       : \LP:BUART:tx_state_1\/main_4
Capture Clock  : \LP:BUART:tx_state_1\/clock_0
Path slack     : 21724360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_bitclk\/q        macrocell141   1250   1250  21724360  RISE       1
\LP:BUART:tx_state_1\/main_4  macrocell138   4213   5463  21724360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_bitclk\/q
Path End       : \LP:BUART:tx_state_0\/main_6
Capture Clock  : \LP:BUART:tx_state_0\/clock_0
Path slack     : 21724360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_bitclk\/q        macrocell141   1250   1250  21724360  RISE       1
\LP:BUART:tx_state_0\/main_6  macrocell139   4213   5463  21724360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_bitclk\/q
Path End       : \LP:BUART:tx_state_2\/main_4
Capture Clock  : \LP:BUART:tx_state_2\/clock_0
Path slack     : 21724360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_bitclk\/q        macrocell141   1250   1250  21724360  RISE       1
\LP:BUART:tx_state_2\/main_4  macrocell140   4213   5463  21724360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21724391p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q                 macrocell50   1250   1250  21724391  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_0  macrocell56   4182   5432  21724391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:txn\/q
Path End       : \Impresora:BUART:txn\/main_0
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 21724404p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:txn\/q       macrocell86   1250   1250  21724404  RISE       1
\Impresora:BUART:txn\/main_0  macrocell86   4169   5419  21724404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:txn\/q
Path End       : \LP:BUART:txn\/main_0
Capture Clock  : \LP:BUART:txn\/clock_0
Path slack     : 21724555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1

Data path
pin name               model name    delay     AT     slack  edge  Fanout
---------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:txn\/q       macrocell137   1250   1250  21724555  RISE       1
\LP:BUART:txn\/main_0  macrocell137   4018   5268  21724555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_2
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21724620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q   macrocell61   1250   1250  21721126  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_2  macrocell58   3954   5204  21724620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21724620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell61   1250   1250  21721126  RISE       1
\Surtidor:BUART:rx_status_2\/main_2  macrocell65   3954   5204  21724620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21724620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell61   1250   1250  21721126  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_2  macrocell67   3954   5204  21724620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_3
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 21724622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q         macrocell94   1250   1250  21715566  RISE       1
\Impresora:BUART:rx_load_fifo\/main_3  macrocell93   3951   5201  21724622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_status_2\/main_3
Capture Clock  : \Impresora:BUART:rx_status_2\/clock_0
Path slack     : 21724622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q        macrocell94    1250   1250  21715566  RISE       1
\Impresora:BUART:rx_status_2\/main_3  macrocell100   3951   5201  21724622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_2\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Impresora:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21724622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q                macrocell94    1250   1250  21715566  RISE       1
\Impresora:BUART:rx_parity_error_pre\/main_4  macrocell102   3951   5201  21724622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_parity_bit\/main_4
Capture Clock  : \Impresora:BUART:rx_parity_bit\/clock_0
Path slack     : 21724622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q          macrocell94    1250   1250  21715566  RISE       1
\Impresora:BUART:rx_parity_bit\/main_4  macrocell104   3951   5201  21724622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:txn\/main_7
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21724652p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q  macrocell56   1250   1250  21724652  RISE       1
\Surtidor:BUART:txn\/main_7       macrocell50   3922   5172  21724652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:txn\/main_2
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 21724724p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           5099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q  macrocell88   1250   1250  21717934  RISE       1
\Impresora:BUART:txn\/main_2    macrocell86   3849   5099  21724724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:rx_state_0\/main_2
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 21724733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q  macrocell147   1250   1250  21721837  RISE       1
\LP:BUART:rx_state_0\/main_2   macrocell143   3840   5090  21724733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:rx_state_3\/main_2
Capture Clock  : \LP:BUART:rx_state_3\/clock_0
Path slack     : 21724733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q  macrocell147   1250   1250  21721837  RISE       1
\LP:BUART:rx_state_3\/main_2   macrocell145   3840   5090  21724733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_2\/main_2
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 21724786p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  21723187  RISE       1
\Impresora:BUART:rx_state_2\/main_2   macrocell95   3787   5037  21724786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_state_0\/main_4
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 21724790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q       macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_state_0\/main_4  macrocell143   3783   5033  21724790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_state_3\/main_3
Capture Clock  : \LP:BUART:rx_state_3\/clock_0
Path slack     : 21724790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q       macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_state_3\/main_3  macrocell145   3783   5033  21724790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21724899p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell51   1250   1250  21716577  RISE       1
\Surtidor:BUART:tx_state_0\/main_0  macrocell52   3674   4924  21724899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:txn\/q
Path End       : \Impresora:BUART:tx_parity_bit\/main_0
Capture Clock  : \Impresora:BUART:tx_parity_bit\/clock_0
Path slack     : 21724962p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:txn\/q                 macrocell86   1250   1250  21724404  RISE       1
\Impresora:BUART:tx_parity_bit\/main_0  macrocell91   3611   4861  21724962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_parity_bit\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_3
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21724977p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q         macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_3  macrocell58   3597   4847  21724977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21724977p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_status_2\/main_3  macrocell65   3597   4847  21724977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21724977p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q                macrocell59   1250   1250  21710060  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_4  macrocell67   3597   4847  21724977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_0\/main_4
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 21725055p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell89   1250   1250  21716720  RISE       1
\Impresora:BUART:tx_state_0\/main_4  macrocell88   3518   4768  21725055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_0\/main_6
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 21725060p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell90   1250   1250  21725060  RISE       1
\Impresora:BUART:tx_state_0\/main_6  macrocell88   3514   4764  21725060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_1
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 21725071p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q         macrocell92   1250   1250  21715050  RISE       1
\Impresora:BUART:rx_load_fifo\/main_1  macrocell93   3502   4752  21725071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_status_2\/main_1
Capture Clock  : \Impresora:BUART:rx_status_2\/clock_0
Path slack     : 21725071p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q        macrocell92    1250   1250  21715050  RISE       1
\Impresora:BUART:rx_status_2\/main_1  macrocell100   3502   4752  21725071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_2\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Impresora:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725071p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q                macrocell92    1250   1250  21715050  RISE       1
\Impresora:BUART:rx_parity_error_pre\/main_1  macrocell102   3502   4752  21725071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_parity_bit\/main_1
Capture Clock  : \Impresora:BUART:rx_parity_bit\/clock_0
Path slack     : 21725071p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q          macrocell92    1250   1250  21715050  RISE       1
\Impresora:BUART:rx_parity_bit\/main_1  macrocell104   3502   4752  21725071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:txn\/q
Path End       : \LP:BUART:tx_parity_bit\/main_0
Capture Clock  : \LP:BUART:tx_parity_bit\/clock_0
Path slack     : 21725082p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:txn\/q                 macrocell137   1250   1250  21724555  RISE       1
\LP:BUART:tx_parity_bit\/main_0  macrocell142   3491   4741  21725082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_parity_bit\/clock_0                           macrocell142        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21725105p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell52   1250   1250  21716784  RISE       1
\Surtidor:BUART:tx_state_0\/main_1  macrocell52   3468   4718  21725105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21725197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q               macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_state_stop1_reg\/main_2  macrocell148   3376   4626  21725197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_stop1_reg\/clock_0                      macrocell148        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_status_3\/main_4
Capture Clock  : \LP:BUART:rx_status_3\/clock_0
Path slack     : 21725197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q        macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_status_3\/main_4  macrocell152   3376   4626  21725197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_3\/clock_0                             macrocell152        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \LP:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q                macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_parity_error_pre\/main_4  macrocell153   3376   4626  21725197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_3\/q
Path End       : \LP:BUART:rx_parity_bit\/main_4
Capture Clock  : \LP:BUART:rx_parity_bit\/clock_0
Path slack     : 21725197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_3\/q          macrocell145   1250   1250  21717347  RISE       1
\LP:BUART:rx_parity_bit\/main_4  macrocell155   3376   4626  21725197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:rx_status_3\/main_2
Capture Clock  : \LP:BUART:rx_status_3\/clock_0
Path slack     : 21725296p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q  macrocell147   1250   1250  21721837  RISE       1
\LP:BUART:rx_status_3\/main_2  macrocell152   3278   4528  21725296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_3\/clock_0                             macrocell152        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \LP:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725296p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q          macrocell147   1250   1250  21721837  RISE       1
\LP:BUART:rx_parity_error_pre\/main_2  macrocell153   3278   4528  21725296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_bitclk_enable\/q
Path End       : \LP:BUART:rx_parity_bit\/main_2
Capture Clock  : \LP:BUART:rx_parity_bit\/clock_0
Path slack     : 21725296p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_bitclk_enable\/q    macrocell147   1250   1250  21721837  RISE       1
\LP:BUART:rx_parity_bit\/main_2  macrocell155   3278   4528  21725296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21725298p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell51   1250   1250  21716577  RISE       1
\Surtidor:BUART:tx_state_1\/main_0  macrocell51   3275   4525  21725298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21725298p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell51   1250   1250  21716577  RISE       1
\Surtidor:BUART:tx_state_2\/main_0  macrocell53   3275   4525  21725298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_0
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21725298p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q      macrocell51   1250   1250  21716577  RISE       1
\Surtidor:BUART:tx_bitclk\/main_0  macrocell54   3275   4525  21725298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21725298p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q          macrocell51   1250   1250  21716577  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_1  macrocell56   3275   4525  21725298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21725391p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell52   1250   1250  21716784  RISE       1
\Surtidor:BUART:tx_state_1\/main_1  macrocell51   3182   4432  21725391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21725391p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell52   1250   1250  21716784  RISE       1
\Surtidor:BUART:tx_state_2\/main_1  macrocell53   3182   4432  21725391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_1
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21725391p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q      macrocell52   1250   1250  21716784  RISE       1
\Surtidor:BUART:tx_bitclk\/main_1  macrocell54   3182   4432  21725391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21725391p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q          macrocell52   1250   1250  21716784  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_2  macrocell56   3182   4432  21725391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_state_0\/main_1
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 21725420p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q       macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_state_0\/main_1  macrocell143   3153   4403  21725420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_state_3\/main_1
Capture Clock  : \LP:BUART:rx_state_3\/clock_0
Path slack     : 21725420p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q       macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_state_3\/main_1  macrocell145   3153   4403  21725420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_load_fifo\/main_1
Capture Clock  : \LP:BUART:rx_load_fifo\/clock_0
Path slack     : 21725423p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q         macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_load_fifo\/main_1  macrocell144   3150   4400  21725423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_load_fifo\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_state_2\/main_1
Capture Clock  : \LP:BUART:rx_state_2\/clock_0
Path slack     : 21725423p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q       macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_state_2\/main_1  macrocell146   3150   4400  21725423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_status_2\/main_1
Capture Clock  : \LP:BUART:rx_status_2\/clock_0
Path slack     : 21725423p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q        macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_status_2\/main_1  macrocell151   3150   4400  21725423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_2\/clock_0                             macrocell151        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21725425p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q               macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_state_stop1_reg\/main_1  macrocell148   3148   4398  21725425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_stop1_reg\/clock_0                      macrocell148        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_status_3\/main_1
Capture Clock  : \LP:BUART:rx_status_3\/clock_0
Path slack     : 21725425p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q        macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_status_3\/main_1  macrocell152   3148   4398  21725425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_3\/clock_0                             macrocell152        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \LP:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725425p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q                macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_parity_error_pre\/main_1  macrocell153   3148   4398  21725425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_0\/q
Path End       : \LP:BUART:rx_parity_bit\/main_1
Capture Clock  : \LP:BUART:rx_parity_bit\/clock_0
Path slack     : 21725425p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_0\/q          macrocell143   1250   1250  21717977  RISE       1
\LP:BUART:rx_parity_bit\/main_1  macrocell155   3148   4398  21725425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725544p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21725544  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_0   macrocell96   2340   4280  21725544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21725544p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21725544  RISE       1
MODIN9_1/main_0                             macrocell98   2340   4280  21725544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21725544p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21725544  RISE       1
MODIN9_0/main_0                             macrocell99   2340   4280  21725544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_0\/main_8
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21725553p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21725553  RISE       1
\Surtidor:BUART:rx_state_0\/main_8         macrocell57   2331   4271  21725553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_3\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21725553p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21725553  RISE       1
\Surtidor:BUART:rx_state_3\/main_7         macrocell59   2331   4271  21725553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_0
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725557p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21725557  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_2   macrocell96   2326   4266  21725557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_0
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725558p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21725558  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_2   macrocell61   2325   4265  21725558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725560p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21725560  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_1   macrocell96   2323   4263  21725560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21725560p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21725560  RISE       1
MODIN9_1/main_1                             macrocell98   2323   4263  21725560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21725560p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21725560  RISE       1
MODIN9_0/main_1                             macrocell99   2323   4263  21725560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725564p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21725564  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_0   macrocell61   2320   4260  21725564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21725564p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21725564  RISE       1
MODIN1_1/main_0                            macrocell63   2320   4260  21725564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21725564p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21725564  RISE       1
MODIN1_0/main_0                            macrocell64   2320   4260  21725564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725565p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21725565  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_1   macrocell61   2318   4258  21725565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell61         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21725565p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21725565  RISE       1
MODIN1_1/main_1                            macrocell63   2318   4258  21725565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21725565p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21725565  RISE       1
MODIN1_0/main_1                            macrocell64   2318   4258  21725565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_0\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21725566p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21725566  RISE       1
\Surtidor:BUART:rx_state_0\/main_7         macrocell57   2317   4257  21725566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_3\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21725566p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21725566  RISE       1
\Surtidor:BUART:rx_state_3\/main_6         macrocell59   2317   4257  21725566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_0\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21725569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21725569  RISE       1
\Surtidor:BUART:rx_state_0\/main_6         macrocell57   2314   4254  21725569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21725569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21725569  RISE       1
\Surtidor:BUART:rx_state_3\/main_5         macrocell59   2314   4254  21725569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_0\/main_8
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 21725569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21725569  RISE       1
\Impresora:BUART:rx_state_0\/main_8         macrocell92   2314   4254  21725569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_3\/main_7
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 21725569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21725569  RISE       1
\Impresora:BUART:rx_state_3\/main_7         macrocell94   2314   4254  21725569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_0\/main_7
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 21725570p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21725570  RISE       1
\Impresora:BUART:rx_state_0\/main_7         macrocell92   2313   4253  21725570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_3\/main_6
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 21725570p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21725570  RISE       1
\Impresora:BUART:rx_state_3\/main_6         macrocell94   2313   4253  21725570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_0\/main_6
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 21725571p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21725571  RISE       1
\Impresora:BUART:rx_state_0\/main_6         macrocell92   2313   4253  21725571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_3\/main_5
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 21725571p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21725571  RISE       1
\Impresora:BUART:rx_state_3\/main_5         macrocell94   2313   4253  21725571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LP:BUART:tx_state_1\/main_2
Capture Clock  : \LP:BUART:tx_state_1\/clock_0
Path slack     : 21725594p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  21719098  RISE       1
\LP:BUART:tx_state_1\/main_2               macrocell138     4039   4229  21725594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LP:BUART:tx_state_0\/main_2
Capture Clock  : \LP:BUART:tx_state_0\/clock_0
Path slack     : 21725594p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  21719098  RISE       1
\LP:BUART:tx_state_0\/main_2               macrocell139     4039   4229  21725594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LP:BUART:tx_state_2\/main_2
Capture Clock  : \LP:BUART:tx_state_2\/clock_0
Path slack     : 21725594p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  21719098  RISE       1
\LP:BUART:tx_state_2\/main_2               macrocell140     4039   4229  21725594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_0
Path End       : \LP:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  21725620  RISE       1
\LP:BUART:rx_bitclk_enable\/main_2   macrocell147   2263   4203  21725620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_4
Path End       : \LP:BUART:rx_state_0\/main_8
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 21725631p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  21725631  RISE       1
\LP:BUART:rx_state_0\/main_8         macrocell143   2252   4192  21725631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_4
Path End       : \LP:BUART:rx_state_3\/main_7
Capture Clock  : \LP:BUART:rx_state_3\/clock_0
Path slack     : 21725631p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  21725631  RISE       1
\LP:BUART:rx_state_3\/main_7         macrocell145   2252   4192  21725631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_5
Path End       : \LP:BUART:rx_state_0\/main_7
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 21725632p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  21725632  RISE       1
\LP:BUART:rx_state_0\/main_7         macrocell143   2251   4191  21725632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_5
Path End       : \LP:BUART:rx_state_3\/main_6
Capture Clock  : \LP:BUART:rx_state_3\/clock_0
Path slack     : 21725632p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  21725632  RISE       1
\LP:BUART:rx_state_3\/main_6         macrocell145   2251   4191  21725632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_1
Path End       : \LP:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725632p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  21725632  RISE       1
\LP:BUART:rx_bitclk_enable\/main_1   macrocell147   2251   4191  21725632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_1
Path End       : \LP:BUART:pollcount_1\/main_1
Capture Clock  : \LP:BUART:pollcount_1\/clock_0
Path slack     : 21725632p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  21725632  RISE       1
\LP:BUART:pollcount_1\/main_1        macrocell149   2251   4191  21725632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_1\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_1
Path End       : \LP:BUART:pollcount_0\/main_1
Capture Clock  : \LP:BUART:pollcount_0\/clock_0
Path slack     : 21725632p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  21725632  RISE       1
\LP:BUART:pollcount_0\/main_1        macrocell150   2251   4191  21725632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_0\/clock_0                             macrocell150        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_6
Path End       : \LP:BUART:rx_state_0\/main_6
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 21725633p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  21725633  RISE       1
\LP:BUART:rx_state_0\/main_6         macrocell143   2251   4191  21725633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_6
Path End       : \LP:BUART:rx_state_3\/main_5
Capture Clock  : \LP:BUART:rx_state_3\/clock_0
Path slack     : 21725633p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  21725633  RISE       1
\LP:BUART:rx_state_3\/main_5         macrocell145   2251   4191  21725633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_2
Path End       : \LP:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725634p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  21725634  RISE       1
\LP:BUART:rx_bitclk_enable\/main_0   macrocell147   2250   4190  21725634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_bitclk_enable\/clock_0                        macrocell147        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_2
Path End       : \LP:BUART:pollcount_1\/main_0
Capture Clock  : \LP:BUART:pollcount_1\/clock_0
Path slack     : 21725634p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  21725634  RISE       1
\LP:BUART:pollcount_1\/main_0        macrocell149   2250   4190  21725634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_1\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sRX:RxBitCounter\/count_2
Path End       : \LP:BUART:pollcount_0\/main_0
Capture Clock  : \LP:BUART:pollcount_0\/clock_0
Path slack     : 21725634p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  21725634  RISE       1
\LP:BUART:pollcount_0\/main_0        macrocell150   2250   4190  21725634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_0\/clock_0                             macrocell150        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Surtidor:BUART:txn\/main_5
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21725695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  21725695  RISE       1
\Surtidor:BUART:txn\/main_5                      macrocell50     3938   4128  21725695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_2
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 21725699p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q   macrocell96   1250   1250  21723187  RISE       1
\Impresora:BUART:rx_load_fifo\/main_2  macrocell93   2874   4124  21725699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_status_2\/main_2
Capture Clock  : \Impresora:BUART:rx_status_2\/clock_0
Path slack     : 21725699p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell96    1250   1250  21723187  RISE       1
\Impresora:BUART:rx_status_2\/main_2  macrocell100   2874   4124  21725699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_2\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Impresora:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725699p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q          macrocell96    1250   1250  21723187  RISE       1
\Impresora:BUART:rx_parity_error_pre\/main_2  macrocell102   2874   4124  21725699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_parity_bit\/main_2
Capture Clock  : \Impresora:BUART:rx_parity_bit\/clock_0
Path slack     : 21725699p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q    macrocell96    1250   1250  21723187  RISE       1
\Impresora:BUART:rx_parity_bit\/main_2  macrocell104   2874   4124  21725699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_0\/main_2
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 21725700p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  21723187  RISE       1
\Impresora:BUART:rx_state_0\/main_2   macrocell92   2873   4123  21725700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_3\/main_2
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 21725700p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  21723187  RISE       1
\Impresora:BUART:rx_state_3\/main_2   macrocell94   2873   4123  21725700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_status_3\/main_2
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 21725700p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell96    1250   1250  21723187  RISE       1
\Impresora:BUART:rx_status_3\/main_2  macrocell101   2873   4123  21725700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell101        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_bitclk\/q
Path End       : \LP:BUART:txn\/main_6
Capture Clock  : \LP:BUART:txn\/clock_0
Path slack     : 21725717p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1

Data path
pin name                model name    delay     AT     slack  edge  Fanout
----------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_bitclk\/q  macrocell141   1250   1250  21724360  RISE       1
\LP:BUART:txn\/main_6   macrocell137   2856   4106  21725717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_bitclk\/q
Path End       : \LP:BUART:tx_parity_bit\/main_4
Capture Clock  : \LP:BUART:tx_parity_bit\/clock_0
Path slack     : 21725720p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_bitclk\/q           macrocell141   1250   1250  21724360  RISE       1
\LP:BUART:tx_parity_bit\/main_4  macrocell142   2853   4103  21725720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_parity_bit\/clock_0                           macrocell142        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_load_fifo\/main_4
Capture Clock  : \LP:BUART:rx_load_fifo\/clock_0
Path slack     : 21725725p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q         macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_load_fifo\/main_4  macrocell144   2848   4098  21725725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_load_fifo\/clock_0                            macrocell144        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_state_2\/main_4
Capture Clock  : \LP:BUART:rx_state_2\/clock_0
Path slack     : 21725725p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q       macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_state_2\/main_4  macrocell146   2848   4098  21725725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_status_2\/main_4
Capture Clock  : \LP:BUART:rx_status_2\/clock_0
Path slack     : 21725725p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q        macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_status_2\/main_4  macrocell151   2848   4098  21725725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_2\/clock_0                             macrocell151        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_state_0\/main_5
Capture Clock  : \LP:BUART:rx_state_0\/clock_0
Path slack     : 21725727p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q       macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_state_0\/main_5  macrocell143   2847   4097  21725727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_0\/clock_0                              macrocell143        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_state_3\/main_4
Capture Clock  : \LP:BUART:rx_state_3\/clock_0
Path slack     : 21725727p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q       macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_state_3\/main_4  macrocell145   2847   4097  21725727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_3\/clock_0                              macrocell145        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21725731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q               macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_state_stop1_reg\/main_3  macrocell148   2843   4093  21725731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_stop1_reg\/clock_0                      macrocell148        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_status_3\/main_5
Capture Clock  : \LP:BUART:rx_status_3\/clock_0
Path slack     : 21725731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q        macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_status_3\/main_5  macrocell152   2843   4093  21725731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_3\/clock_0                             macrocell152        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \LP:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q                macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_parity_error_pre\/main_5  macrocell153   2843   4093  21725731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_state_2\/q
Path End       : \LP:BUART:rx_parity_bit\/main_5
Capture Clock  : \LP:BUART:rx_parity_bit\/clock_0
Path slack     : 21725731p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_state_2\/q          macrocell146   1250   1250  21718283  RISE       1
\LP:BUART:rx_parity_bit\/main_5  macrocell155   2843   4093  21725731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LP:BUART:tx_state_0\/main_5
Capture Clock  : \LP:BUART:tx_state_0\/clock_0
Path slack     : 21725749p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell17    190    190  21725749  RISE       1
\LP:BUART:tx_state_0\/main_5               macrocell139     3884   4074  21725749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21725757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell53   1250   1250  21717435  RISE       1
\Surtidor:BUART:tx_state_0\/main_4  macrocell52   2817   4067  21725757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21725774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell53   1250   1250  21717435  RISE       1
\Surtidor:BUART:tx_state_1\/main_3  macrocell51   2799   4049  21725774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21725774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell53   1250   1250  21717435  RISE       1
\Surtidor:BUART:tx_state_2\/main_3  macrocell53   2799   4049  21725774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_3
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21725774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q      macrocell53   1250   1250  21717435  RISE       1
\Surtidor:BUART:tx_bitclk\/main_3  macrocell54   2799   4049  21725774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21725774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q          macrocell53   1250   1250  21717435  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_3  macrocell56   2799   4049  21725774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21725787p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q               macrocell95   1250   1250  21717656  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_3  macrocell97   2786   4036  21725787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell97         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_2\/main_4
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 21725808p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell95   1250   1250  21717656  RISE       1
\Impresora:BUART:rx_state_2\/main_4  macrocell95   2765   4015  21725808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_parity_bit\/q
Path End       : \LP:BUART:tx_parity_bit\/main_5
Capture Clock  : \LP:BUART:tx_parity_bit\/clock_0
Path slack     : 21725876p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_parity_bit\/clock_0                           macrocell142        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_parity_bit\/q       macrocell142   1250   1250  21725876  RISE       1
\LP:BUART:tx_parity_bit\/main_5  macrocell142   2697   3947  21725876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_parity_bit\/clock_0                           macrocell142        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_parity_bit\/q
Path End       : \LP:BUART:txn\/main_7
Capture Clock  : \LP:BUART:txn\/clock_0
Path slack     : 21725880p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_parity_bit\/clock_0                           macrocell142        0      0  RISE       1

Data path
pin name                    model name    delay     AT     slack  edge  Fanout
--------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_parity_bit\/q  macrocell142   1250   1250  21725876  RISE       1
\LP:BUART:txn\/main_7       macrocell137   2693   3943  21725880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_parity_bit\/q
Path End       : \Impresora:BUART:tx_parity_bit\/main_5
Capture Clock  : \Impresora:BUART:tx_parity_bit\/clock_0
Path slack     : 21725956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_parity_bit\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_parity_bit\/q       macrocell91   1250   1250  21725956  RISE       1
\Impresora:BUART:tx_parity_bit\/main_5  macrocell91   2617   3867  21725956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_parity_bit\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725958p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q             macrocell69   1250   1250  21725958  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_7  macrocell67   2615   3865  21725958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_parity_bit\/q
Path End       : \Impresora:BUART:txn\/main_7
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 21725962p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_parity_bit\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_parity_bit\/q  macrocell91   1250   1250  21725956  RISE       1
\Impresora:BUART:txn\/main_7       macrocell86   2611   3861  21725962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21725964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q       macrocell69   1250   1250  21725958  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_6  macrocell69   2609   3859  21725964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell69         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_1\/main_3
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 21725969p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell89   1250   1250  21716720  RISE       1
\Impresora:BUART:tx_state_1\/main_3  macrocell87   2604   3854  21725969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_2\/main_3
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 21725969p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell89   1250   1250  21716720  RISE       1
\Impresora:BUART:tx_state_2\/main_3  macrocell89   2604   3854  21725969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_bitclk\/main_3
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 21725969p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q      macrocell89   1250   1250  21716720  RISE       1
\Impresora:BUART:tx_bitclk\/main_3  macrocell90   2604   3854  21725969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_parity_bit\/main_3
Capture Clock  : \Impresora:BUART:tx_parity_bit\/clock_0
Path slack     : 21725969p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q          macrocell89   1250   1250  21716720  RISE       1
\Impresora:BUART:tx_parity_bit\/main_3  macrocell91   2604   3854  21725969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_parity_bit\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:txn\/main_4
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 21725971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q  macrocell89   1250   1250  21716720  RISE       1
\Impresora:BUART:txn\/main_4    macrocell86   2602   3852  21725971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_6
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21725974p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell54   1250   1250  21724348  RISE       1
\Surtidor:BUART:tx_state_0\/main_6  macrocell52   2599   3849  21725974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_1\/main_4
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 21725975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell90   1250   1250  21725060  RISE       1
\Impresora:BUART:tx_state_1\/main_4  macrocell87   2599   3849  21725975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_2\/main_4
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 21725975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell90   1250   1250  21725060  RISE       1
\Impresora:BUART:tx_state_2\/main_4  macrocell89   2599   3849  21725975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell89         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_parity_bit\/main_4
Capture Clock  : \Impresora:BUART:tx_parity_bit\/clock_0
Path slack     : 21725975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q           macrocell90   1250   1250  21725060  RISE       1
\Impresora:BUART:tx_parity_bit\/main_4  macrocell91   2599   3849  21725975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_parity_bit\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:txn\/main_6
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 21725976p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q  macrocell90   1250   1250  21725060  RISE       1
\Impresora:BUART:txn\/main_6   macrocell86   2597   3847  21725976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21725976p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell54   1250   1250  21724348  RISE       1
\Surtidor:BUART:tx_state_1\/main_4  macrocell51   2597   3847  21725976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21725976p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell54   1250   1250  21724348  RISE       1
\Surtidor:BUART:tx_state_2\/main_4  macrocell53   2597   3847  21725976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21725976p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q           macrocell54   1250   1250  21724348  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_4  macrocell56   2597   3847  21725976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:txn\/main_0
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21726046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q       macrocell50   1250   1250  21724391  RISE       1
\Surtidor:BUART:txn\/main_0  macrocell50   2527   3777  21726046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell50         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_parity_error_pre\/q
Path End       : \LP:BUART:rx_status_2\/main_5
Capture Clock  : \LP:BUART:rx_status_2\/clock_0
Path slack     : 21726047p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_parity_error_pre\/q  macrocell153   1250   1250  21726047  RISE       1
\LP:BUART:rx_status_2\/main_5     macrocell151   2526   3776  21726047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_2\/clock_0                             macrocell151        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_parity_error_pre\/q
Path End       : \LP:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \LP:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21726054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_parity_error_pre\/q       macrocell153   1250   1250  21726047  RISE       1
\LP:BUART:rx_parity_error_pre\/main_6  macrocell153   2519   3769  21726054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21726255p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell63   1250   1250  21719631  RISE       1
MODIN1_1/main_2  macrocell63   2319   3569  21726255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21726259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q  macrocell67   1250   1250  21726259  RISE       1
\Surtidor:BUART:rx_status_2\/main_5     macrocell65   2314   3564  21726259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21726259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q       macrocell67   1250   1250  21726259  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_6  macrocell67   2314   3564  21726259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell67         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_parity_bit\/q
Path End       : \Impresora:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Impresora:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21726262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_parity_bit\/q             macrocell104   1250   1250  21726262  RISE       1
\Impresora:BUART:rx_parity_error_pre\/main_7  macrocell102   2311   3561  21726262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_parity_bit\/q
Path End       : \Impresora:BUART:rx_parity_bit\/main_6
Capture Clock  : \Impresora:BUART:rx_parity_bit\/clock_0
Path slack     : 21726262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_parity_bit\/q       macrocell104   1250   1250  21726262  RISE       1
\Impresora:BUART:rx_parity_bit\/main_6  macrocell104   2311   3561  21726262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_bit\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_0\/q
Path End       : \LP:BUART:tx_state_1\/main_1
Capture Clock  : \LP:BUART:tx_state_1\/clock_0
Path slack     : 21726262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_0\/q       macrocell139   1250   1250  21715985  RISE       1
\LP:BUART:tx_state_1\/main_1  macrocell138   2311   3561  21726262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_0\/q
Path End       : \LP:BUART:tx_state_0\/main_1
Capture Clock  : \LP:BUART:tx_state_0\/clock_0
Path slack     : 21726262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_0\/q       macrocell139   1250   1250  21715985  RISE       1
\LP:BUART:tx_state_0\/main_1  macrocell139   2311   3561  21726262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_0\/q
Path End       : \LP:BUART:tx_state_2\/main_1
Capture Clock  : \LP:BUART:tx_state_2\/clock_0
Path slack     : 21726262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_0\/q       macrocell139   1250   1250  21715985  RISE       1
\LP:BUART:tx_state_2\/main_1  macrocell140   2311   3561  21726262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21726262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell64   1250   1250  21719638  RISE       1
MODIN1_1/main_3  macrocell63   2311   3561  21726262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21726262p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell64   1250   1250  21719638  RISE       1
MODIN1_0/main_2  macrocell64   2311   3561  21726262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_last\/q
Path End       : \Impresora:BUART:rx_state_2\/main_5
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 21726265p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_last\/q          macrocell103   1250   1250  21726265  RISE       1
\Impresora:BUART:rx_state_2\/main_5  macrocell95    2309   3559  21726265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21726265p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell99         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell99   1250   1250  21719646  RISE       1
MODIN9_1/main_3  macrocell98   2308   3558  21726265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21726265p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell99         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell99   1250   1250  21719646  RISE       1
MODIN9_0/main_2  macrocell99   2308   3558  21726265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell99         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21726268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell98   1250   1250  21719648  RISE       1
MODIN9_1/main_2  macrocell98   2306   3556  21726268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_0\/main_1
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 21726269p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell88   1250   1250  21717934  RISE       1
\Impresora:BUART:tx_state_0\/main_1  macrocell88   2304   3554  21726269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_2\/q
Path End       : \LP:BUART:tx_state_1\/main_3
Capture Clock  : \LP:BUART:tx_state_1\/clock_0
Path slack     : 21726272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_2\/q       macrocell140   1250   1250  21715444  RISE       1
\LP:BUART:tx_state_1\/main_3  macrocell138   2301   3551  21726272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_2\/q
Path End       : \LP:BUART:tx_state_0\/main_4
Capture Clock  : \LP:BUART:tx_state_0\/clock_0
Path slack     : 21726272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_2\/q       macrocell140   1250   1250  21715444  RISE       1
\LP:BUART:tx_state_0\/main_4  macrocell139   2301   3551  21726272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_2\/q
Path End       : \LP:BUART:tx_state_2\/main_3
Capture Clock  : \LP:BUART:tx_state_2\/clock_0
Path slack     : 21726272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_2\/q       macrocell140   1250   1250  21715444  RISE       1
\LP:BUART:tx_state_2\/main_3  macrocell140   2301   3551  21726272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_1\/q
Path End       : \LP:BUART:tx_state_1\/main_0
Capture Clock  : \LP:BUART:tx_state_1\/clock_0
Path slack     : 21726275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_1\/q       macrocell138   1250   1250  21714746  RISE       1
\LP:BUART:tx_state_1\/main_0  macrocell138   2299   3549  21726275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_1\/q
Path End       : \LP:BUART:tx_state_0\/main_0
Capture Clock  : \LP:BUART:tx_state_0\/clock_0
Path slack     : 21726275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_1\/q       macrocell138   1250   1250  21714746  RISE       1
\LP:BUART:tx_state_0\/main_0  macrocell139   2299   3549  21726275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_0\/clock_0                              macrocell139        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:tx_state_1\/q
Path End       : \LP:BUART:tx_state_2\/main_0
Capture Clock  : \LP:BUART:tx_state_2\/clock_0
Path slack     : 21726275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_1\/clock_0                              macrocell138        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:tx_state_1\/q       macrocell138   1250   1250  21714746  RISE       1
\LP:BUART:tx_state_2\/main_0  macrocell140   2299   3549  21726275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_state_2\/clock_0                              macrocell140        0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21726279p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q       macrocell56   1250   1250  21724652  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_5  macrocell56   2295   3545  21726279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_parity_error_pre\/q
Path End       : \Impresora:BUART:rx_status_2\/main_5
Capture Clock  : \Impresora:BUART:rx_status_2\/clock_0
Path slack     : 21726287p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_parity_error_pre\/q  macrocell102   1250   1250  21726287  RISE       1
\Impresora:BUART:rx_status_2\/main_5     macrocell100   2286   3536  21726287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_2\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_parity_error_pre\/q
Path End       : \Impresora:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Impresora:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21726287p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_parity_error_pre\/q       macrocell102   1250   1250  21726287  RISE       1
\Impresora:BUART:rx_parity_error_pre\/main_6  macrocell102   2286   3536  21726287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_parity_error_pre\/clock_0              macrocell102        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_load_fifo\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21726316p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21730203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_load_fifo\/q            macrocell93     1250   1250  21722498  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   2637   3887  21726316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21726325p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_last\/q          macrocell68   1250   1250  21726325  RISE       1
\Surtidor:BUART:rx_state_2\/main_5  macrocell60   2249   3499  21726325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:pollcount_0\/q
Path End       : \LP:BUART:pollcount_1\/main_3
Capture Clock  : \LP:BUART:pollcount_1\/clock_0
Path slack     : 21726329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_0\/clock_0                             macrocell150        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:pollcount_0\/q       macrocell150   1250   1250  21720156  RISE       1
\LP:BUART:pollcount_1\/main_3  macrocell149   2245   3495  21726329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_1\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:pollcount_0\/q
Path End       : \LP:BUART:pollcount_0\/main_2
Capture Clock  : \LP:BUART:pollcount_0\/clock_0
Path slack     : 21726329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_0\/clock_0                             macrocell150        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:pollcount_0\/q       macrocell150   1250   1250  21720156  RISE       1
\LP:BUART:pollcount_0\/main_2  macrocell150   2245   3495  21726329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_0\/clock_0                             macrocell150        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:pollcount_1\/q
Path End       : \LP:BUART:pollcount_1\/main_2
Capture Clock  : \LP:BUART:pollcount_1\/clock_0
Path slack     : 21726330p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_1\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:pollcount_1\/q       macrocell149   1250   1250  21720157  RISE       1
\LP:BUART:pollcount_1\/main_2  macrocell149   2244   3494  21726330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:pollcount_1\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_last\/q
Path End       : \LP:BUART:rx_state_2\/main_5
Capture Clock  : \LP:BUART:rx_state_2\/clock_0
Path slack     : 21726330p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_last\/clock_0                                 macrocell154        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_last\/q          macrocell154   1250   1250  21726330  RISE       1
\LP:BUART:rx_state_2\/main_5  macrocell146   2243   3493  21726330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_state_2\/clock_0                              macrocell146        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_load_fifo\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21726337p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21730203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_load_fifo\/q            macrocell58     1250   1250  21721082  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2616   3866  21726337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_parity_bit\/q
Path End       : \LP:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \LP:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21726346p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_parity_bit\/q             macrocell155   1250   1250  21726346  RISE       1
\LP:BUART:rx_parity_error_pre\/main_7  macrocell153   2227   3477  21726346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_error_pre\/clock_0                     macrocell153        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_parity_bit\/q
Path End       : \LP:BUART:rx_parity_bit\/main_6
Capture Clock  : \LP:BUART:rx_parity_bit\/clock_0
Path slack     : 21726346p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\LP:BUART:rx_parity_bit\/q       macrocell155   1250   1250  21726346  RISE       1
\LP:BUART:rx_parity_bit\/main_6  macrocell155   2227   3477  21726346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_parity_bit\/clock_0                           macrocell155        0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_load_fifo\/q
Path End       : \LP:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21726412p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21730203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_load_fifo\/clock_0                            macrocell144        0      0  RISE       1

Data path
pin name                             model name      delay     AT     slack  edge  Fanout
-----------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:rx_load_fifo\/q            macrocell144     1250   1250  21722597  RISE       1
\LP:BUART:sRX:RxShifter:u0\/f0_load  datapathcell18   2542   3792  21726412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxShifter:u0\/clock                          datapathcell18      0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Impresora:BUART:txn\/main_5
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 21726441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3382
-------------------------------------   ---- 
End-of-path arrival time (ps)           3382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21726441  RISE       1
\Impresora:BUART:txn\/main_5                      macrocell86     3192   3382  21726441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:tx_state_0\/main_2
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 21726460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3363
-------------------------------------   ---- 
End-of-path arrival time (ps)           3363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21718125  RISE       1
\Impresora:BUART:tx_state_0\/main_2               macrocell88     3173   3363  21726460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_1\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21727018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2805
-------------------------------------   ---- 
End-of-path arrival time (ps)           2805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21718703  RISE       1
\Surtidor:BUART:tx_state_1\/main_2               macrocell51     2615   2805  21727018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21727018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2805
-------------------------------------   ---- 
End-of-path arrival time (ps)           2805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21718703  RISE       1
\Surtidor:BUART:tx_state_2\/main_2               macrocell53     2615   2805  21727018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_bitclk\/main_2
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21727018p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2805
-------------------------------------   ---- 
End-of-path arrival time (ps)           2805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21718703  RISE       1
\Surtidor:BUART:tx_bitclk\/main_2                macrocell54     2615   2805  21727018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21727025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2799
-------------------------------------   ---- 
End-of-path arrival time (ps)           2799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21718703  RISE       1
\Surtidor:BUART:tx_state_0\/main_2               macrocell52     2609   2799  21727025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_status_2\/q
Path End       : \LP:BUART:sRX:RxSts\/status_2
Capture Clock  : \LP:BUART:sRX:RxSts\/clock
Path slack     : 21727197p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_2\/clock_0                             macrocell151        0      0  RISE       1

Data path
pin name                       model name     delay     AT     slack  edge  Fanout
-----------------------------  -------------  -----  -----  --------  ----  ------
\LP:BUART:rx_status_2\/q       macrocell151    1250   1250  21727197  RISE       1
\LP:BUART:sRX:RxSts\/status_2  statusicell12   4387   5637  21727197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxSts\/clock                                 statusicell12       0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Impresora:BUART:tx_state_0\/main_5
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 21727320p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2503
-------------------------------------   ---- 
End-of-path arrival time (ps)           2503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21726441  RISE       1
\Impresora:BUART:tx_state_0\/main_5               macrocell88     2313   2503  21727320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Surtidor:BUART:tx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21727325p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2498
-------------------------------------   ---- 
End-of-path arrival time (ps)           2498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  21725695  RISE       1
\Surtidor:BUART:tx_state_0\/main_5               macrocell52     2308   2498  21727325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LP:BUART:txn\/main_5
Capture Clock  : \LP:BUART:txn\/clock_0
Path slack     : 21727381p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2442
-------------------------------------   ---- 
End-of-path arrival time (ps)           2442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell17    190    190  21725749  RISE       1
\LP:BUART:txn\/main_5                      macrocell137     2252   2442  21727381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:txn\/clock_0                                     macrocell137        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LP:BUART:tx_bitclk\/main_2
Capture Clock  : \LP:BUART:tx_bitclk\/clock_0
Path slack     : 21727393p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2430
-------------------------------------   ---- 
End-of-path arrival time (ps)           2430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\LP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell17    190    190  21719098  RISE       1
\LP:BUART:tx_bitclk\/main_2                macrocell141     2240   2430  21727393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:tx_bitclk\/clock_0                               macrocell141        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_3\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_3
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21728651p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_3\/q       macrocell66    1250   1250  21728651  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  21728651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_2\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_2
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21728662p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_2\/q       macrocell65    1250   1250  21728662  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_2  statusicell2   2922   4172  21728662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_status_3\/q
Path End       : \Impresora:BUART:sRX:RxSts\/status_3
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 21728683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_status_3\/q       macrocell101   1250   1250  21728683  RISE       1
\Impresora:BUART:sRX:RxSts\/status_3  statusicell6   2901   4151  21728683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_status_2\/q
Path End       : \Impresora:BUART:sRX:RxSts\/status_2
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 21728685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_2\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_status_2\/q       macrocell100   1250   1250  21728685  RISE       1
\Impresora:BUART:sRX:RxSts\/status_2  statusicell6   2898   4148  21728685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LP:BUART:rx_status_3\/q
Path End       : \LP:BUART:sRX:RxSts\/status_3
Capture Clock  : \LP:BUART:sRX:RxSts\/clock
Path slack     : 21728715p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:rx_status_3\/clock_0                             macrocell152        0      0  RISE       1

Data path
pin name                       model name     delay     AT     slack  edge  Fanout
-----------------------------  -------------  -----  -----  --------  ----  ------
\LP:BUART:rx_status_3\/q       macrocell152    1250   1250  21728715  RISE       1
\LP:BUART:sRX:RxSts\/status_3  statusicell12   2868   4118  21728715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LP:BUART:sRX:RxSts\/clock                                 statusicell12       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

