{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576472292519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576472292529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 12:58:11 2019 " "Processing started: Mon Dec 16 12:58:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576472292529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576472292529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576472292529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1576472292709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576472293349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576472293349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472293409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472293409 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1576472294668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1576472294718 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576472294728 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576472294728 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576472294728 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576472295008 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576472295008 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576472295008 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472295008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472295008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472295008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472295008 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1576472295008 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576472295178 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576472295238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576472295468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576472295468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.998 " "Worst-case setup slack is -21.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.998            -755.373 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -21.998            -755.373 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003            -192.166 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.003            -192.166 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472295468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.434               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472295538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576472295577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576472295617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.620 " "Worst-case minimum pulse width slack is 19.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.620               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.620               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.588               0.000 clk  " "   41.588               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.473               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472295638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472295638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472295927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472295927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472295927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472295927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.033 ns " "Worst Case Available Settling Time: 73.033 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472295927 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472295927 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576472295927 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576472295937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576472296027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576472299905 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576472300935 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576472300935 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576472300935 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472300935 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472300935 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472300935 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472300935 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1576472300935 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576472301184 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576472301184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.827 " "Worst-case setup slack is -19.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.827            -674.408 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -19.827            -674.408 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841             -19.042 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.841             -19.042 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472301195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.383               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472301254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576472301284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576472301324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.608 " "Worst-case minimum pulse width slack is 19.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.608               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.608               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.600               0.000 clk  " "   41.600               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.494               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.494               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472301354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472301354 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472301574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472301574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472301574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472301574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.378 ns " "Worst Case Available Settling Time: 73.378 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472301574 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472301574 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576472301574 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576472301594 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576472302224 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1576472302224 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576472302224 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472302224 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472302224 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472302224 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576472302224 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1576472302224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.614 " "Worst-case setup slack is 0.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.614               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.324               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.324               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472302454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472302524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576472302574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1576472302614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.715 " "Worst-case minimum pulse width slack is 19.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.715               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.715               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.251               0.000 clk  " "   41.251               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.754               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.754               0.000 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576472302654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576472302654 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472302904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472302904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472302904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472302904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.976 ns " "Worst Case Available Settling Time: 76.976 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472302904 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576472302904 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576472302904 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576472303623 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1576472303743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576472304013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 12:58:24 2019 " "Processing ended: Mon Dec 16 12:58:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576472304013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576472304013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576472304013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1576472304013 ""}
