#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec 15 21:10:10 2018
# Process ID: 11496
# Log file: C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/vivado.log
# Journal file: C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_w_Int_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_w_Int_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_w_Int_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'MIPSfpga_system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
MIPSfpga_system_PWM_w_Int_0_1

open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 897.637 ; gain = 316.406
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
