INFO: [VRFC 10-2263] Analyzing Verilog file "F:/progect/full_adder/rtl/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/progect/full_adder/vivado/full_adder.srcs/sources_1/imports/rtl/harf_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module harf_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/progect/full_adder/rtl/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_adder
ERROR: [VRFC 10-1280] procedural assignment to a non-register in1 is not permitted, left-hand side should be reg/integer/time/genvar [F:/progect/full_adder/rtl/tb_full_adder.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in2 is not permitted, left-hand side should be reg/integer/time/genvar [F:/progect/full_adder/rtl/tb_full_adder.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register cin is not permitted, left-hand side should be reg/integer/time/genvar [F:/progect/full_adder/rtl/tb_full_adder.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in1 is not permitted, left-hand side should be reg/integer/time/genvar [F:/progect/full_adder/rtl/tb_full_adder.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register in2 is not permitted, left-hand side should be reg/integer/time/genvar [F:/progect/full_adder/rtl/tb_full_adder.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register cin is not permitted, left-hand side should be reg/integer/time/genvar [F:/progect/full_adder/rtl/tb_full_adder.v:38]
ERROR: [VRFC 10-2865] module 'tb_full_adder' ignored due to previous errors [F:/progect/full_adder/rtl/tb_full_adder.v:23]
