{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643079407315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643079407315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 24 20:56:47 2022 " "Processing started: Mon Jan 24 20:56:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643079407315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1643079407315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParteDigital1 -c ParteDigital1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParteDigital1 -c ParteDigital1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1643079407315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1643079407662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1643079407662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma_punto_fijo.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma_punto_fijo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma_punto_fijo " "Found entity 1: suma_punto_fijo" {  } { { "suma_punto_fijo.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/suma_punto_fijo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643079415769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643079415769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma_punto_fijo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma_punto_fijo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 suma_punto_fijo_tb " "Found entity 1: suma_punto_fijo_tb" {  } { { "suma_punto_fijo_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/suma_punto_fijo_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643079415769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643079415769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b multiplicacion_punto_fijo.sv(1) " "Verilog HDL Declaration information at multiplicacion_punto_fijo.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "multiplicacion_punto_fijo.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/multiplicacion_punto_fijo.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1643079415772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a multiplicacion_punto_fijo.sv(1) " "Verilog HDL Declaration information at multiplicacion_punto_fijo.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "multiplicacion_punto_fijo.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/multiplicacion_punto_fijo.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1643079415772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion_punto_fijo.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion_punto_fijo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion_punto_fijo " "Found entity 1: multiplicacion_punto_fijo" {  } { { "multiplicacion_punto_fijo.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/multiplicacion_punto_fijo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643079415772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643079415772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion_punto_fijo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion_punto_fijo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacion_punto_fijo_tb " "Found entity 1: multiplicacion_punto_fijo_tb" {  } { { "multiplicacion_punto_fijo_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/multiplicacion_punto_fijo_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643079415774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643079415774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 Filtro_Digital.sv(5) " "Verilog HDL Declaration information at Filtro_Digital.sv(5): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "Filtro_Digital.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1643079415777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 Filtro_Digital.sv(5) " "Verilog HDL Declaration information at Filtro_Digital.sv(5): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "Filtro_Digital.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1643079415777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtro_digital.sv 1 1 " "Found 1 design units, including 1 entities, in source file filtro_digital.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Filtro_Digital " "Found entity 1: Filtro_Digital" {  } { { "Filtro_Digital.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643079415777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643079415777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latched_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file latched_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 latched_D " "Found entity 1: latched_D" {  } { { "latched_D.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/latched_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643079415777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643079415777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtro_digital_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file filtro_digital_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Filtro_Digital_tb " "Found entity 1: Filtro_Digital_tb" {  } { { "Filtro_Digital_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643079415779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1643079415779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 Filtro_Digital.sv(11) " "Verilog HDL Implicit Net warning at Filtro_Digital.sv(11): created implicit net for \"A1\"" {  } { { "Filtro_Digital.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1643079415779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w Filtro_Digital.sv(13) " "Verilog HDL Implicit Net warning at Filtro_Digital.sv(13): created implicit net for \"w\"" {  } { { "Filtro_Digital.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1643079415779 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nw1 Filtro_Digital.sv(13) " "Verilog HDL Implicit Net warning at Filtro_Digital.sv(13): created implicit net for \"nw1\"" {  } { { "Filtro_Digital.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1643079415782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Filtro_Digital_tb " "Elaborating entity \"Filtro_Digital_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1643079415812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fd Filtro_Digital_tb.sv(5) " "Verilog HDL or VHDL warning at Filtro_Digital_tb.sv(5): object \"fd\" assigned a value but never read" {  } { { "Filtro_Digital_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital_tb.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1643079415812 "|Filtro_Digital_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Iniiciando la simulacion Filtro_Digital_tb.sv(8) " "Verilog HDL Display System Task info at Filtro_Digital_tb.sv(8): Iniiciando la simulacion" {  } { { "Filtro_Digital_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital_tb.sv" 8 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1643079415812 "|Filtro_Digital_tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen Filtro_Digital_tb.sv(9) " "Verilog HDL Unsupported Feature error at Filtro_Digital_tb.sv(9): system function \"\$fopen\" is not supported for synthesis" {  } { { "Filtro_Digital_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital_tb.sv" 9 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Design Software" 0 -1 1643079415812 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Filtro_Digital_tb.sv(10) " "Verilog HDL warning at Filtro_Digital_tb.sv(10): ignoring unsupported system task" {  } { { "Filtro_Digital_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital_tb.sv" 10 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1643079415812 "|Filtro_Digital_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Filtro_Digital_tb.sv(11) " "Verilog HDL warning at Filtro_Digital_tb.sv(11): ignoring unsupported system task" {  } { { "Filtro_Digital_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital_tb.sv" 11 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1643079415814 "|Filtro_Digital_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Filtro_Digital_tb.sv(17) " "Verilog HDL warning at Filtro_Digital_tb.sv(17): ignoring unsupported system task" {  } { { "Filtro_Digital_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital_tb.sv" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1643079415814 "|Filtro_Digital_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Filtro_Digital_tb.sv(18) " "Verilog HDL warning at Filtro_Digital_tb.sv(18): ignoring unsupported system task" {  } { { "Filtro_Digital_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/Filtro_Digital_tb.sv" 18 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1643079415814 "|Filtro_Digital_tb"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1643079415814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/output_files/ParteDigital1.map.smsg " "Generated suppressed messages file C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Proyecto 3/output_files/ParteDigital1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1643079415852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643079415864 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 24 20:56:55 2022 " "Processing ended: Mon Jan 24 20:56:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643079415864 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643079415864 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643079415864 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1643079415864 ""}
