{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane.v@166:183@HdlStmProcess", "  end\nend\n\nendgenerate\n\nalways @(posedge clk) begin\n  if (cgs_enable_d) begin\n    phy_data <= {DATA_PATH_WIDTH{8'hbc}};\n  end else begin\n    if(tx_ready_d) begin\n      phy_data <= data_replaced;\n    end else begin\n      phy_data <= ilas_data_d;\n    end\n  end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[171, "always @(posedge clk) begin\n"], [172, "  if (cgs_enable_d) begin\n"], [173, "    phy_data <= {DATA_PATH_WIDTH{8'hbc}};\n"], [174, "  end else begin\n"], [175, "    if(tx_ready_d) begin\n"], [176, "      phy_data <= data_replaced;\n"], [178, "      phy_data <= ilas_data_d;\n"], [181, "end\n"]], "Add": [[176, "  always @(posedge clk) begin\n"], [176, "    if (cgs_enable_d) begin\n"], [176, "      phy_data <= {DATA_PATH_WIDTH{8'hbc}};\n"], [178, "      if(tx_ready_d) begin\n"], [178, "        phy_data <= data_replaced;\n"], [178, "      end else begin\n"], [178, "        phy_data <= ilas_data_d;\n"], [178, "      end\n"]]}}