$date
	Fri Dec 30 20:13:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_tb $end
$var wire 11 ! out [10:0] $end
$var wire 1 " input_grant $end
$var reg 1 # clk $end
$var reg 8 $ d [7:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 8 & d [7:0] $end
$var wire 1 % rst $end
$var reg 2 ' count [1:0] $end
$var reg 1 " input_grant $end
$var reg 8 ( multiplier [7:0] $end
$var reg 11 ) out [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0xxxxxxxx )
bx (
bx '
bx &
0%
bx $
1#
0"
b0xxxxxxxx !
$end
#5
b0 (
b0 !
b0 )
b0 '
1%
#10
0#
#15
b1010 $
b1010 &
0%
#20
b1 '
1"
b1010 !
b1010 )
b1010 (
1#
#30
0#
#40
0"
b11110 !
b11110 )
b10 '
1#
#50
0#
#60
b11 '
b1000110 !
b1000110 )
1#
#70
0#
#80
b1010000 !
b1010000 )
b0 '
1#
#90
0#
#95
b10 $
b10 &
#100
b1 '
1"
b10 !
b10 )
b10 (
1#
#110
0#
#120
0"
b110 !
b110 )
b10 '
1#
#130
0#
#140
b11 '
b1110 !
b1110 )
1#
#145
b0 (
b0 !
b0 )
b0 '
1%
#150
0#
#160
1#
#170
0#
#180
1#
#190
0#
#195
b11 $
b11 &
0%
#200
b1 '
1"
b11 !
b11 )
b11 (
1#
#210
0#
#215
b1011 $
b1011 &
#220
0"
b1001 !
b1001 )
b10 '
1#
#230
0#
#235
b10100 $
b10100 &
#240
b11 '
b10101 !
b10101 )
1#
#250
0#
#260
b11000 !
b11000 )
b0 '
1#
#270
0#
#280
b1 '
1"
b10100 !
b10100 )
b10100 (
1#
#290
0#
#300
0"
b111100 !
b111100 )
b10 '
1#
#310
0#
#320
b11 '
b10001100 !
b10001100 )
1#
#330
0#
#340
b10100000 !
b10100000 )
b0 '
1#
#350
0#
#360
b1 '
1"
b10100 !
b10100 )
1#
#370
0#
#380
0"
b111100 !
b111100 )
b10 '
1#
#385
