<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPU::Hwreg Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">Hwreg</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPU::Hwreg Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a018924463515df5f66f3c5a039750da8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">ID_MODE</a> = 1, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9">ID_STATUS</a> = 2, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9">ID_TRAPSTS</a> = 3, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e">ID_HW_ID</a> = 4, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849">ID_GPR_ALLOC</a> = 5, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a">ID_LDS_ALLOC</a> = 6, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30">ID_IB_STS</a> = 7, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">ID_MEM_BASES</a> = 15, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a">ID_TBA_LO</a> = 16, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f">ID_TBA_HI</a> = 17, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778">ID_TMA_LO</a> = 18, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53">ID_TMA_HI</a> = 19, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872">ID_FLAT_SCR_LO</a> = 20, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28">ID_FLAT_SCR_HI</a> = 21, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a">ID_XNACK_MASK</a> = 22, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3">ID_HW_ID1</a> = 23, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a">ID_HW_ID2</a> = 24, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f">ID_POPS_PACKER</a> = 25, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae13327e2c1ecd0836b6eb25504514c08">ID_PERF_SNAPSHOT_DATA</a> = 27, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8af27e718d6789499c01908ebae080dcc5">ID_SHADER_CYCLES</a> = 29, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a67a8d4d93c8aa03262ec1a954fab8388">ID_PERF_SNAPSHOT_PC_LO</a> = 18, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a81b5608b24d4dd0dd9b0e6badb4c0c07">ID_PERF_SNAPSHOT_PC_HI</a> = 19, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4d097a0b752490bdeab72e504d851a8c">ID_XCC_ID</a> = 20, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a54757e26d2872c72da53fff167de309b">ID_SQ_PERF_SNAPSHOT_DATA</a> = 21, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4035310462066ece815a61874a26a91d">ID_SQ_PERF_SNAPSHOT_DATA1</a> = 22, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a3d88524aa1bf4311507232fd236d9be6">ID_SQ_PERF_SNAPSHOT_PC_LO</a> = 23, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ac7e1f230307278cff4933210bc07df44">ID_SQ_PERF_SNAPSHOT_PC_HI</a> = 24, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">ID_SHIFT_</a> = 0, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3">ID_WIDTH_</a> = 6, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf">ID_MASK_</a> = (((1 &lt;&lt; ID_WIDTH_) - 1) &lt;&lt; ID_SHIFT_)
<br />
 }</td></tr>
<tr class="separator:a018924463515df5f66f3c5a039750da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6110fc30bc7311a6cf99814530362e21"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> : unsigned { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda">OFFSET_DEFAULT_</a> = 0, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a> = 6, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd">OFFSET_WIDTH_</a> = 5, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">OFFSET_MASK_</a> = (((1 &lt;&lt; OFFSET_WIDTH_) - 1) &lt;&lt; OFFSET_SHIFT_), 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1">OFFSET_MEM_VIOL</a> = 8
<br />
 }</td></tr>
<tr class="separator:a6110fc30bc7311a6cf99814530362e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd789820f1036a942eb3ee6a4b8a71d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71d">WidthMinusOne</a> : unsigned { <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508">WIDTH_M1_DEFAULT_</a> = 31, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a> = 11, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6">WIDTH_M1_WIDTH_</a> = 5, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">WIDTH_M1_MASK_</a> = (((1 &lt;&lt; WIDTH_M1_WIDTH_) - 1) &lt;&lt; WIDTH_M1_SHIFT_)
 }</td></tr>
<tr class="separator:a2dd789820f1036a942eb3ee6a4b8a71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6467ebe1e09a75203dd5f14bdfe21d11"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> : unsigned { <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce">WIDTH_DEFAULT_</a> = WIDTH_M1_DEFAULT_ + 1
 }</td></tr>
<tr class="separator:a6467ebe1e09a75203dd5f14bdfe21d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae232cf241cf407f0ed06634494dba2e8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8">ModeRegisterMasks</a> : uint32_t { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ae1dd8b5019d16c7b9249d4962d8a1837">FP_ROUND_MASK</a> = 0xf &lt;&lt; 0, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ad93e6c9077b03c6315a0917bf12847c7">FP_DENORM_MASK</a> = 0xf &lt;&lt; 4, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a75dcf0660bc5f1739a309aac83c2cfa4">DX10_CLAMP_MASK</a> = 1 &lt;&lt; 8, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a72f76798b60cb8a15c5d21d91069e503">IEEE_MODE_MASK</a> = 1 &lt;&lt; 9, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a468971412bef52e82138916c740a5716">LOD_CLAMP_MASK</a> = 1 &lt;&lt; 10, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a59ac18a7658d872ce52251fefd6147fc">DEBUG_MASK</a> = 1 &lt;&lt; 11, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a7b0e490cbf5bd826fd49ce43e0d7a614">EXCP_EN_INVALID_MASK</a> = 1 &lt;&lt; 12, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a867a4682d3b79a947daec559d82fb2e2">EXCP_EN_INPUT_DENORMAL_MASK</a> = 1 &lt;&lt; 13, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a2c1d983ccfb883de8fbf898488fc2824">EXCP_EN_FLOAT_DIV0_MASK</a> = 1 &lt;&lt; 14, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a903b60e230b64cf78fae1a7034a33900">EXCP_EN_OVERFLOW_MASK</a> = 1 &lt;&lt; 15, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8ac033781d0acb6ce8df1b57aa92ee58ed">EXCP_EN_UNDERFLOW_MASK</a> = 1 &lt;&lt; 16, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8adbfe1b9ad5efdeb8cf7d0026b410b244">EXCP_EN_INEXACT_MASK</a> = 1 &lt;&lt; 17, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a052dc72ece22a760bb7a4ac8cadb3240">EXCP_EN_INT_DIV0_MASK</a> = 1 &lt;&lt; 18, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a40bd4e8079aea46d4e58955739486220">GPR_IDX_EN_MASK</a> = 1 &lt;&lt; 27, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a359be52cd5a0dbc03ac9c7ab3d1dfb94">VSKIP_MASK</a> = 1 &lt;&lt; 28, 
<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8a49d447f6e2a2ee37f15bebb4a11ff2fd">CSP_MASK</a> = 0x7u &lt;&lt; 29
<br />
 }</td></tr>
<tr class="separator:ae232cf241cf407f0ed06634494dba2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aba49670e8edd2cb2d35ebda4f27c2321"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aba49670e8edd2cb2d35ebda4f27c2321">getHwregId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Name, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aba49670e8edd2cb2d35ebda4f27c2321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a486fedaf3c912973ec197de1b37084"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">isValidHwreg</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>)</td></tr>
<tr class="separator:a0a486fedaf3c912973ec197de1b37084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847f632e8de2b09521e5e9861ae3503f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">isValidHwregOffset</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)</td></tr>
<tr class="separator:a847f632e8de2b09521e5e9861ae3503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78b630d1bc4436769105c87b8e6ffce"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">isValidHwregWidth</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:aa78b630d1bc4436769105c87b8e6ffce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e769562ff1c9df9cbc0330f8df589b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">encodeHwreg</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:a8e769562ff1c9df9cbc0330f8df589b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac973cf6ead9a91dde90f88333cf3d885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">getHwreg</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac973cf6ead9a91dde90f88333cf3d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd56d792a341cdace91959b9e34d5e24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">decodeHwreg</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Val, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:afd56d792a341cdace91959b9e34d5e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a8068b271b331595b2e03aaafe1a63b5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8068b271b331595b2e03aaafe1a63b5c">Opr</a> []</td></tr>
<tr class="separator:a8068b271b331595b2e03aaafe1a63b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ad0f858ce1771e6a0f71b651a4145d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa7ad0f858ce1771e6a0f71b651a4145d">OPR_SIZE</a></td></tr>
<tr class="separator:aa7ad0f858ce1771e6a0f71b651a4145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a018924463515df5f66f3c5a039750da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018924463515df5f66f3c5a039750da8">&#9670;&nbsp;</a></span>Id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">llvm::AMDGPU::Hwreg::Id</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb"></a>ID_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a814cd773000e4ba3bd1e9bcbb71bd4e9"></a>ID_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a12601e1f7c9c510e01f7a019d3d249b9"></a>ID_TRAPSTS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8ab8a095e28868e821efd524ee3466802e"></a>ID_HW_ID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a2a53b7ed799f909454dbd49f508e5849"></a>ID_GPR_ALLOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a3751af73bf71f400d3df87c11cf5080a"></a>ID_LDS_ALLOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a15f7a7d91c92c18838905e73145d3a30"></a>ID_IB_STS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b"></a>ID_MEM_BASES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a39d048309e86fa839e031126c3ad007a"></a>ID_TBA_LO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a4c38c9a3b504ae3bd7c73875bf3c089f"></a>ID_TBA_HI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a28edffd87e7a3edb197d998340d32778"></a>ID_TMA_LO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a74d30fdfde793ffadcc7b2cda9495c53"></a>ID_TMA_HI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a9ca9cd82114aa167d099f725f52fe872"></a>ID_FLAT_SCR_LO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8ac1cdbd3a45dbc76f966e87d8985e3f28"></a>ID_FLAT_SCR_HI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a6aaf7f2c8ebb5aff361aa54382f7ac4a"></a>ID_XNACK_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8af1596e4452d04cf32d920577fd2561a3"></a>ID_HW_ID1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8af3e4fa5dbc9aef8c677766a34a873e3a"></a>ID_HW_ID2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8ac62d1b06629396f25ff283b338304f6f"></a>ID_POPS_PACKER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8ae13327e2c1ecd0836b6eb25504514c08"></a>ID_PERF_SNAPSHOT_DATA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8af27e718d6789499c01908ebae080dcc5"></a>ID_SHADER_CYCLES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a67a8d4d93c8aa03262ec1a954fab8388"></a>ID_PERF_SNAPSHOT_PC_LO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a81b5608b24d4dd0dd9b0e6badb4c0c07"></a>ID_PERF_SNAPSHOT_PC_HI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a4d097a0b752490bdeab72e504d851a8c"></a>ID_XCC_ID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a54757e26d2872c72da53fff167de309b"></a>ID_SQ_PERF_SNAPSHOT_DATA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a4035310462066ece815a61874a26a91d"></a>ID_SQ_PERF_SNAPSHOT_DATA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a3d88524aa1bf4311507232fd236d9be6"></a>ID_SQ_PERF_SNAPSHOT_PC_LO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8ac7e1f230307278cff4933210bc07df44"></a>ID_SQ_PERF_SNAPSHOT_PC_HI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68"></a>ID_SHIFT_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a418ec6abcbd60a648f86f376bbab29b3"></a>ID_WIDTH_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a018924463515df5f66f3c5a039750da8a4695b7195044788ba3cbb7b53df196bf"></a>ID_MASK_&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIDefines_8h_source.html#l00394">394</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a id="ae232cf241cf407f0ed06634494dba2e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae232cf241cf407f0ed06634494dba2e8">&#9670;&nbsp;</a></span>ModeRegisterMasks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ae232cf241cf407f0ed06634494dba2e8">llvm::AMDGPU::Hwreg::ModeRegisterMasks</a> : <a class="el" href="classuint32__t.html">uint32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8ae1dd8b5019d16c7b9249d4962d8a1837"></a>FP_ROUND_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8ad93e6c9077b03c6315a0917bf12847c7"></a>FP_DENORM_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a75dcf0660bc5f1739a309aac83c2cfa4"></a>DX10_CLAMP_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a72f76798b60cb8a15c5d21d91069e503"></a>IEEE_MODE_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a468971412bef52e82138916c740a5716"></a>LOD_CLAMP_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a59ac18a7658d872ce52251fefd6147fc"></a>DEBUG_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a7b0e490cbf5bd826fd49ce43e0d7a614"></a>EXCP_EN_INVALID_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a867a4682d3b79a947daec559d82fb2e2"></a>EXCP_EN_INPUT_DENORMAL_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a2c1d983ccfb883de8fbf898488fc2824"></a>EXCP_EN_FLOAT_DIV0_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a903b60e230b64cf78fae1a7034a33900"></a>EXCP_EN_OVERFLOW_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8ac033781d0acb6ce8df1b57aa92ee58ed"></a>EXCP_EN_UNDERFLOW_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8adbfe1b9ad5efdeb8cf7d0026b410b244"></a>EXCP_EN_INEXACT_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a052dc72ece22a760bb7a4ac8cadb3240"></a>EXCP_EN_INT_DIV0_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a40bd4e8079aea46d4e58955739486220"></a>GPR_IDX_EN_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a359be52cd5a0dbc03ac9c7ab3d1dfb94"></a>VSKIP_MASK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae232cf241cf407f0ed06634494dba2e8a49d447f6e2a2ee37f15bebb4a11ff2fd"></a>CSP_MASK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIDefines_8h_source.html#l00453">453</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a id="a6110fc30bc7311a6cf99814530362e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6110fc30bc7311a6cf99814530362e21">&#9670;&nbsp;</a></span>Offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a> : <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6110fc30bc7311a6cf99814530362e21a0f889be4ee32ddab9dfb2507f08addda"></a>OFFSET_DEFAULT_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1"></a>OFFSET_SHIFT_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6110fc30bc7311a6cf99814530362e21a6b2b975b05489fd426d6b42c7db665bd"></a>OFFSET_WIDTH_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8"></a>OFFSET_MASK_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a6110fc30bc7311a6cf99814530362e21a5f5ea4d21be21db24860fadecde0fce1"></a>OFFSET_MEM_VIOL&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIDefines_8h_source.html#l00432">432</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a id="a6467ebe1e09a75203dd5f14bdfe21d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6467ebe1e09a75203dd5f14bdfe21d11">&#9670;&nbsp;</a></span>Width</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a> : <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6467ebe1e09a75203dd5f14bdfe21d11adbec185ad0f7911319cef4aec54b33ce"></a>WIDTH_DEFAULT_&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIDefines_8h_source.html#l00449">449</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a id="a2dd789820f1036a942eb3ee6a4b8a71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd789820f1036a942eb3ee6a4b8a71d">&#9670;&nbsp;</a></span>WidthMinusOne</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71d">llvm::AMDGPU::Hwreg::WidthMinusOne</a> : <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2dd789820f1036a942eb3ee6a4b8a71daa1dc727bfa65c79a195d79422abdf508"></a>WIDTH_M1_DEFAULT_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb"></a>WIDTH_M1_SHIFT_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2dd789820f1036a942eb3ee6a4b8a71daee2641483988f15ad2b4bc878252fab6"></a>WIDTH_M1_WIDTH_&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f"></a>WIDTH_M1_MASK_&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIDefines_8h_source.html#l00441">441</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="afd56d792a341cdace91959b9e34d5e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd56d792a341cdace91959b9e34d5e24">&#9670;&nbsp;</a></span>decodeHwreg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::Hwreg::decodeHwreg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01536">1536</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00429">ID_MASK_</a>, <a class="el" href="SIDefines_8h_source.html#l00427">ID_SHIFT_</a>, <a class="el" href="SIDefines_8h_source.html#l00436">OFFSET_MASK_</a>, <a class="el" href="SIDefines_8h_source.html#l00434">OFFSET_SHIFT_</a>, <a class="el" href="SIDefines_8h_source.html#l00445">WIDTH_M1_MASK_</a>, and <a class="el" href="SIDefines_8h_source.html#l00443">WIDTH_M1_SHIFT_</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l04020">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, and <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01595">llvm::AMDGPUInstPrinter::printHwreg()</a>.</p>

</div>
</div>
<a id="a8e769562ff1c9df9cbc0330f8df589b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e769562ff1c9df9cbc0330f8df589b2">&#9670;&nbsp;</a></span>encodeHwreg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> llvm::AMDGPU::Hwreg::encodeHwreg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Width</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01525">1525</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00427">ID_SHIFT_</a>, <a class="el" href="SIDefines_8h_source.html#l00434">OFFSET_SHIFT_</a>, and <a class="el" href="SIDefines_8h_source.html#l00443">WIDTH_M1_SHIFT_</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03586">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>.</p>

</div>
</div>
<a id="ac973cf6ead9a91dde90f88333cf3d885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac973cf6ead9a91dde90f88333cf3d885">&#9670;&nbsp;</a></span>getHwreg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::Hwreg::getHwreg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01531">1531</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00090">Opr</a>, and <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00138">OPR_SIZE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01595">llvm::AMDGPUInstPrinter::printHwreg()</a>.</p>

</div>
</div>
<a id="aba49670e8edd2cb2d35ebda4f27c2321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba49670e8edd2cb2d35ebda4f27c2321">&#9670;&nbsp;</a></span>getHwregId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int64_t llvm::AMDGPU::Hwreg::getHwregId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01508">1508</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00090">Opr</a>, and <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00138">OPR_SIZE</a>.</p>

</div>
</div>
<a id="a0a486fedaf3c912973ec197de1b37084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a486fedaf3c912973ec197de1b37084">&#9670;&nbsp;</a></span>isValidHwreg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::Hwreg::isValidHwreg </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01513">1513</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a847f632e8de2b09521e5e9861ae3503f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847f632e8de2b09521e5e9861ae3503f">&#9670;&nbsp;</a></span>isValidHwregOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::Hwreg::isValidHwregOffset </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01517">1517</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="aa78b630d1bc4436769105c87b8e6ffce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78b630d1bc4436769105c87b8e6ffce">&#9670;&nbsp;</a></span>isValidHwregWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::Hwreg::isValidHwregWidth </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Width</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01521">1521</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a8068b271b331595b2e03aaafe1a63b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8068b271b331595b2e03aaafe1a63b5c">&#9670;&nbsp;</a></span>Opr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp; &gt; llvm::AMDGPU::Hwreg::Opr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00090">90</a> of file <a class="el" href="AMDGPUAsmUtils_8cpp_source.html">AMDGPUAsmUtils.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01423">llvm::AMDGPU::decodeCustomOperand()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01447">llvm::AMDGPU::encodeCustomOperand()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01392">llvm::AMDGPU::getDefaultCustomOperandEncoding()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01531">getHwreg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01508">getHwregId()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l05449">isGuaranteedNotToBeUndefOrPoison()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01404">llvm::AMDGPU::isSymbolicCustomOperandEncoding()</a>.</p>

</div>
</div>
<a id="aa7ad0f858ce1771e6a0f71b651a4145d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ad0f858ce1771e6a0f71b651a4145d">&#9670;&nbsp;</a></span>OPR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::Hwreg::OPR_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(</div>
<div class="line">    <span class="keyword">sizeof</span>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8068b271b331595b2e03aaafe1a63b5c">Opr</a>) / <span class="keyword">sizeof</span>(CustomOperand&lt;const MCSubtargetInfo &amp;&gt;))</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00138">138</a> of file <a class="el" href="AMDGPUAsmUtils_8cpp_source.html">AMDGPUAsmUtils.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01531">getHwreg()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01508">getHwregId()</a>.</p>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a8068b271b331595b2e03aaafe1a63b5c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8068b271b331595b2e03aaafe1a63b5c">llvm::AMDGPU::Hwreg::Opr</a></div><div class="ttdeci">const CustomOperand&lt; const MCSubtargetInfo &amp; &gt; Opr[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00090">AMDGPUAsmUtils.cpp:90</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:54:39 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
