=====
SETUP
-1.114
9.482
8.367
display/rst_frame_buffer_count_0_s3
1.654
2.112
display/n367_s6
3.267
4.366
display/n356_s7
5.360
6.162
display/n356_s6
6.584
7.616
display/n373_s5
8.112
9.138
display/rst_bram_complete_s1
9.482
=====
SETUP
-1.114
9.482
8.367
display/rst_frame_buffer_count_0_s3
1.654
2.112
display/n367_s6
3.267
4.366
display/n356_s7
5.360
6.162
display/n356_s6
6.584
7.616
display/n373_s5
8.112
9.138
display/rst_data_wren_s1
9.482
=====
SETUP
-1.026
9.393
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_30_s0
9.393
=====
SETUP
-1.026
9.393
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_31_s0
9.393
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_18_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_19_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_20_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_21_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_22_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_23_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_24_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_25_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_26_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_27_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_28_s0
9.325
=====
SETUP
-0.958
9.325
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_29_s0
9.325
=====
SETUP
-0.943
9.310
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_12_s0
9.310
=====
SETUP
-0.943
9.310
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_13_s0
9.310
=====
SETUP
-0.943
9.310
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_14_s0
9.310
=====
SETUP
-0.943
9.310
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_15_s0
9.310
=====
SETUP
-0.943
9.310
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_16_s0
9.310
=====
SETUP
-0.943
9.310
8.367
adc/refresh_state_count_28_s0
1.654
2.112
adc/n272_s10
2.532
3.593
adc/n272_s6
4.012
5.044
adc/n272_s2
5.534
6.566
adc/n272_s13
7.559
8.184
adc/refresh_state_count_17_s0
9.310
=====
SETUP
-0.923
9.291
8.367
line_draw/voltage_y1_1_s0
1.654
2.112
line_draw/n119_s0
4.400
5.445
line_draw/n120_s0
5.445
5.502
line_draw/n121_s0
5.502
5.559
line_draw/n122_s0
5.559
5.616
line_draw/n123_s0
5.616
5.673
line_draw/n124_s0
5.673
5.730
line_draw/line_draw_state_3_s5
7.129
7.754
line_draw/line_draw_state_3_s2
9.291
=====
SETUP
-0.870
8.881
8.011
line_draw/addr_y_value_mult_sum_6_s1
1.654
2.112
line_draw/n111_s
3.419
4.464
line_draw/n110_s
4.464
4.521
line_draw/n109_s
4.521
4.578
line_draw/n108_s
4.578
5.141
line_draw/n587_s10
5.946
7.045
line_draw/n587_s9
7.849
8.881
line_draw/addr_y_value_mult_sum_9_s1
8.881
=====
SETUP
-0.868
9.235
8.367
adc/waiting_state_count_14_s0
1.654
2.112
adc/n114_s5
3.091
3.913
adc/n114_s2
4.717
5.749
adc/adc_state_2_s5
6.239
7.271
adc/adc_state_2_s4
7.277
8.079
adc/adc_state_0_s1
9.235
=====
HOLD
0.318
1.928
1.610
adc/adc_bram_wr_clk_en_s0
1.595
1.928
adc/adc_data_buffer/sdpb_inst_0
1.928
=====
HOLD
0.523
2.193
1.670
adc/adc_bram_wr_addr_7_s0
1.595
1.928
adc/adc_data_buffer/sdpb_inst_0
2.193
=====
HOLD
0.558
2.168
1.610
line_draw/line_draw_state_11_s2
1.595
1.928
line_draw/addr_y_value_mult_0_13_s0
2.168
=====
HOLD
0.563
2.173
1.610
display/rst_state_1_s1
1.595
1.928
display/rst_state_1_s1
2.173
=====
HOLD
0.708
2.302
1.595
adc/waiting_state_count_0_s0
1.595
1.928
adc/n113_s2
1.930
2.302
adc/waiting_state_count_0_s0
2.302
=====
HOLD
0.709
2.303
1.595
line_draw/addr_y_value_mult_sum_0_s1
1.595
1.928
line_draw/n605_s9
1.931
2.303
line_draw/addr_y_value_mult_sum_0_s1
2.303
=====
HOLD
0.709
2.303
1.595
line_draw/addr_y_value_mult_sum_2_s1
1.595
1.928
line_draw/n601_s9
1.931
2.303
line_draw/addr_y_value_mult_sum_2_s1
2.303
=====
HOLD
0.709
2.303
1.595
adc/adc_mem_addr_count_2_s0
1.595
1.928
adc/n159_s4
1.931
2.303
adc/adc_mem_addr_count_2_s0
2.303
=====
HOLD
0.709
2.303
1.595
adc/adc_mem_addr_count_3_s0
1.595
1.928
adc/n158_s4
1.931
2.303
adc/adc_mem_addr_count_3_s0
2.303
=====
HOLD
0.709
2.303
1.595
adc/adc_mem_addr_count_7_s0
1.595
1.928
adc/n154_s4
1.931
2.303
adc/adc_mem_addr_count_7_s0
2.303
=====
HOLD
0.709
2.303
1.595
display/rst_frame_buffer_count_3_s1
1.595
1.928
display/n368_s5
1.931
2.303
display/rst_frame_buffer_count_3_s1
2.303
=====
HOLD
0.710
2.305
1.595
line_draw/addr_y_value_4_s1
1.595
1.928
line_draw/n378_s9
1.933
2.305
line_draw/addr_y_value_4_s1
2.305
=====
HOLD
0.710
2.305
1.595
adc/adc_mem_addr_count_0_s0
1.595
1.928
adc/n161_s4
1.933
2.305
adc/adc_mem_addr_count_0_s0
2.305
=====
HOLD
0.710
2.305
1.595
adc/adc_mem_addr_count_4_s0
1.595
1.928
adc/n157_s4
1.933
2.305
adc/adc_mem_addr_count_4_s0
2.305
=====
HOLD
0.710
2.305
1.595
display/rst_frame_buffer_count_2_s1
1.595
1.928
display/n369_s7
1.933
2.305
display/rst_frame_buffer_count_2_s1
2.305
=====
HOLD
0.710
2.305
1.595
display/rst_frame_buffer_count_4_s1
1.595
1.928
display/n367_s5
1.933
2.305
display/rst_frame_buffer_count_4_s1
2.305
=====
HOLD
0.710
2.305
1.595
display/rst_frame_buffer_count_8_s1
1.595
1.928
display/n363_s5
1.933
2.305
display/rst_frame_buffer_count_8_s1
2.305
=====
HOLD
0.711
2.284
1.573
display/y_Count_4_s1
1.573
1.906
display/n67_s1
1.912
2.284
display/y_Count_4_s1
2.284
=====
HOLD
0.711
2.284
1.573
display/y_Count_5_s1
1.573
1.906
display/n66_s1
1.912
2.284
display/y_Count_5_s1
2.284
=====
HOLD
0.711
2.284
1.573
display/y_Count_7_s1
1.573
1.906
display/n64_s1
1.912
2.284
display/y_Count_7_s1
2.284
=====
HOLD
0.712
2.307
1.595
adc/adc_state_1_s1
1.595
1.928
adc/n136_s21
1.935
2.307
adc/adc_state_1_s1
2.307
=====
HOLD
0.714
2.286
1.573
display/y_Count_3_s1
1.573
1.906
display/n68_s1
1.914
2.286
display/y_Count_3_s1
2.286
=====
HOLD
0.729
2.323
1.595
adc/refresh_state_count_2_s0
1.595
1.928
adc/n269_s
1.929
2.323
adc/refresh_state_count_2_s0
2.323
=====
HOLD
0.729
2.323
1.595
adc/waiting_state_count_3_s0
1.595
1.928
adc/n110_s
1.929
2.323
adc/waiting_state_count_3_s0
2.323
=====
HOLD
0.730
2.324
1.595
adc/refresh_state_count_6_s0
1.595
1.928
adc/n265_s
1.930
2.324
adc/refresh_state_count_6_s0
2.324
