
---------- Begin Simulation Statistics ----------
final_tick                                76960073000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 815774                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698276                       # Number of bytes of host memory used
host_op_rate                                  1078889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    52.06                       # Real time elapsed on the host
host_tick_rate                             1478275736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42469695                       # Number of instructions simulated
sim_ops                                      56167697                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076960                       # Number of seconds simulated
sim_ticks                                 76960073000                       # Number of ticks simulated
system.cpu.Branches                           6851929                       # Number of branches fetched
system.cpu.committedInsts                    42469695                       # Number of instructions committed
system.cpu.committedOps                      56167697                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        153920146                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               153920145.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            217818420                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            10967891                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4111855                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                     2739248                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              52055942                       # Number of integer alu accesses
system.cpu.num_int_insts                     52055942                       # number of integer instructions
system.cpu.num_int_register_reads            93152843                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39722381                       # number of times the integer registers were written
system.cpu.num_load_insts                    16437828                       # Number of load instructions
system.cpu.num_mem_refs                      27397802                       # number of memory refs
system.cpu.num_store_insts                   10959974                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  16                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  28770567     51.22%     51.22% # Class of executed instruction
system.cpu.op_class::IntMult                       12      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     51.22% # Class of executed instruction
system.cpu.op_class::MemRead                 16437828     29.27%     80.49% # Class of executed instruction
system.cpu.op_class::MemWrite                10959974     19.51%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   56168381                       # Class of executed instruction
system.cpu.workload.numSyscalls                   183                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          552                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       135443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        271151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             135433                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11277                       # Transaction distribution
system.membus.trans_dist::WritebackClean          311                       # Transaction distribution
system.membus.trans_dist::CleanEvict           123850                       # Transaction distribution
system.membus.trans_dist::ReadExReq               280                       # Transaction distribution
system.membus.trans_dist::ReadExResp              280                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        134879                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       405445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 406864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        55360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9371904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9427264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            135713                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004104                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.063933                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  135156     99.59%     99.59% # Request fanout histogram
system.membus.snoop_fanout::1                     557      0.41%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              135713                       # Request fanout histogram
system.membus.reqLayer0.occupancy           317510000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2939500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          710515000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8650176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8685632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       721728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          721728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          135159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        11277                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11277                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            460706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         112398230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112858937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       460706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           460706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        9377954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9377954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        9377954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           460706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        112398230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122236890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.153789910500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              269015                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      135713                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11588                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135713                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11588                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16869                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11129                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             63943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                5                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    788444500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  594220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3016769500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6634.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25384.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    96579                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135713                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11588                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.621660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.938356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.037645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1463      6.55%      6.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7345     32.87%     39.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3886     17.39%     56.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3859     17.27%     74.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2899     12.97%     87.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1759      7.87%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          739      3.31%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          285      1.28%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          110      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22345                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4401.481481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.041384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  22687.327880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095           26     96.30%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               24     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      7.41%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      3.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7606016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1079616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8685632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               741632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        98.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   76960065000                       # Total gap between requests
system.mem_ctrls.avgGap                     522468.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7571328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 450727.223192732665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 98379948.262263208628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 365072.418785257614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       135159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        11588                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14333500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3002436000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2000536148500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25872.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22214.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 172638604.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7154280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3795000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            35692860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             709920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6075101760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3467507790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26632661760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36222623370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.667737                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  69207624000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2569840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5182609000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            152424720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             81004275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           812853300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1581660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6075101760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32191354200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2444159520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41758479435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.599270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6089692000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2569840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68300541000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     42469743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42469743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42469743                       # number of overall hits
system.cpu.icache.overall_hits::total        42469743                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          554                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            554                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          554                       # number of overall misses
system.cpu.icache.overall_misses::total           554                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32258000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32258000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32258000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32258000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42470297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42470297                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42470297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42470297                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58227.436823                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58227.436823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58227.436823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58227.436823                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          311                       # number of writebacks
system.cpu.icache.writebacks::total               311                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          554                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          554                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          554                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          554                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31704000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31704000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57227.436823                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57227.436823                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57227.436823                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57227.436823                       # average overall mshr miss latency
system.cpu.icache.replacements                    311                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42469743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42469743                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          554                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           554                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32258000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32258000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42470297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42470297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58227.436823                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58227.436823                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31704000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31704000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57227.436823                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57227.436823                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           210.953867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42470297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               554                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76661.185921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   210.953867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.824039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.824039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          84941148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         84941148                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27262102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27262102                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27262102                       # number of overall hits
system.cpu.dcache.overall_hits::total        27262102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       135159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         135159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       135159                       # number of overall misses
system.cpu.dcache.overall_misses::total        135159                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7194351000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7194351000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7194351000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7194351000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     27397261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27397261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     27397261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27397261                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004933                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53228.797194                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53228.797194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53228.797194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53228.797194                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11277                       # number of writebacks
system.cpu.dcache.writebacks::total             11277                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       135159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       135159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       135159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       135159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7059192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7059192000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7059192000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7059192000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004933                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004933                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52228.797194                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52228.797194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52228.797194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52228.797194                       # average overall mshr miss latency
system.cpu.dcache.replacements                 135127                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16302840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16302840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       134879                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        134879                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7184604000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7184604000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16437719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16437719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53267.031932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53267.031932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       134879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       134879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7049725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7049725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52267.031932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52267.031932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10959262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10959262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          280                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          280                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9747000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9747000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10959542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10959542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34810.714286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34810.714286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9467000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9467000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33810.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33810.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  76960073000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.998711                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            27397317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            135159                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            202.704348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.998711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          54929793                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         54929793                       # Number of data accesses

---------- End Simulation Statistics   ----------
