# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IP_CORE.ip_user_files/bd/System/ip/System_rst_ps7_0_100M_0/sim/System_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
