2018-06-21 11:55:38,944 INFO The file: ./tests\TRS.RTECONFIG.GEN.005\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:38,956 INFO The file: ./tests\TRS.RTECONFIG.GEN.005\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:38,965 INFO The file: ./tests\TRS.RTECONFIG.GEN.005\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:38,966 WARNING The file: ./tests\TRS.RTECONFIG.GEN.005\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:38,966 INFO The file: ./tests\TRS.RTECONFIG.GEN.005\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:38,967 WARNING The file: ./tests\TRS.RTECONFIG.GEN.005\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:38,967 INFO The file: ./tests\TRS.RTECONFIG.GEN.005\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:38,968 WARNING The file: ./tests\TRS.RTECONFIG.GEN.005\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:38,968 INFO The file: ./tests\TRS.RTECONFIG.GEN.005\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:38,969 INFO The file: ./tests\TRS.RTECONFIG.GEN.005\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
