

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Mon May 25 15:20:18 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        proj_axi_master
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   4.00|      3.50|        0.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|  263|    4|  264|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  128|  128|         1|          -|          -|   128|    no    |
        |- memcpy.a.buff.gep  |  129|  129|         3|          1|          1|   128|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	9  / (brmerge)
	4  / (!brmerge)
4 --> 
	4  / (!exitcond)
	5  / (exitcond)
5 --> 
	8  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: ctrl_reg_read [2/2] 0.00ns
:7  %ctrl_reg_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %ctrl_reg)

ST_1: byte_wroffset_read [2/2] 0.00ns
:8  %byte_wroffset_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %byte_wroffset)

ST_1: buff [1/1] 0.00ns
:9  %buff = alloca [128 x i32], align 16


 <State 2>: 1.37ns
ST_2: ctrl_reg_read [1/2] 0.00ns
:7  %ctrl_reg_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %ctrl_reg)

ST_2: byte_wroffset_read [1/2] 0.00ns
:8  %byte_wroffset_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %byte_wroffset)

ST_2: tmp_2 [1/1] 0.00ns
:19  %tmp_2 = trunc i32 %ctrl_reg_read to i1

ST_2: tmp_1 [1/1] 1.37ns
:20  %tmp_1 = xor i1 %tmp_2, true


 <State 3>: 2.94ns
ST_3: stg_17 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_3: stg_18 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %stream_in), !map !6

ST_3: stg_19 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %byte_wroffset) nounwind, !map !12

ST_3: stg_20 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl_reg) nounwind, !map !18

ST_3: stg_21 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %status_reg) nounwind, !map !22

ST_3: stg_22 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %interrupt_r) nounwind, !map !26

ST_3: stg_23 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_3: stg_24 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [7 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_25 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecIFCore(i32* %a, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_26 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: stg_27 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %byte_wroffset, [8 x i8]* @p_str4, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_28 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 %byte_wroffset, [1 x i8]* @p_str1, [10 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [19 x i8]* @p_str6) nounwind

ST_3: stg_29 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl_reg, [8 x i8]* @p_str4, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_30 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32 %ctrl_reg, [1 x i8]* @p_str1, [10 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [19 x i8]* @p_str6) nounwind

ST_3: stg_31 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %status_reg, [8 x i8]* @p_str7, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_32 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i1* %interrupt_r, [8 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: int_pending_load [1/1] 0.00ns
:21  %int_pending_load = load i1* @int_pending, align 1

ST_3: brmerge [1/1] 1.37ns
:22  %brmerge = or i1 %int_pending_load, %tmp_1

ST_3: stg_35 [1/1] 1.57ns
:23  br i1 %brmerge, label %._crit_edge, label %1

ST_3: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_3: stg_37 [1/1] 1.57ns
:1  br label %2


 <State 4>: 3.37ns
ST_4: i [1/1] 0.00ns
:0  %i = phi i8 [ 0, %1 ], [ %i_1, %3 ]

ST_4: exitcond [1/1] 2.00ns
:1  %exitcond = icmp eq i8 %i, -128

ST_4: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

ST_4: i_1 [1/1] 1.72ns
:3  %i_1 = add i8 %i, 1

ST_4: stg_42 [1/1] 0.00ns
:4  br i1 %exitcond, label %4, label %3

ST_4: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = zext i8 %i to i64

ST_4: stream_in_read [1/1] 0.00ns
:1  %stream_in_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %stream_in)

ST_4: buff_addr [1/1] 0.00ns
:2  %buff_addr = getelementptr inbounds [128 x i32]* %buff, i64 0, i64 %tmp_3

ST_4: stg_46 [1/1] 2.71ns
:3  store i32 %stream_in_read, i32* %buff_addr, align 4

ST_4: stg_47 [1/1] 0.00ns
:4  br label %2

ST_4: tmp [1/1] 0.00ns
:0  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %byte_wroffset_read, i32 2, i32 31)

ST_4: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = zext i30 %tmp to i64

ST_4: a_addr [1/1] 0.00ns
:2  %a_addr = getelementptr i32* %a, i64 %tmp_7

ST_4: stg_51 [1/1] 1.57ns
:3  br label %burst.wr.header


 <State 5>: 3.37ns
ST_5: indvar [1/1] 0.00ns
burst.wr.header:0  %indvar = phi i8 [ 0, %4 ], [ %indvar_next, %burstWrDataBB ]

ST_5: exitcond3 [1/1] 2.00ns
burst.wr.header:1  %exitcond3 = icmp eq i8 %indvar, -128

ST_5: empty_5 [1/1] 0.00ns
burst.wr.header:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

ST_5: indvar_next [1/1] 1.72ns
burst.wr.header:3  %indvar_next = add i8 %indvar, 1

ST_5: stg_56 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond3, label %burst.wr.end, label %burst.wr.body

ST_5: tmp_6 [1/1] 0.00ns
burst.wr.body:3  %tmp_6 = zext i8 %indvar to i64

ST_5: buff_addr_1 [1/1] 0.00ns
burst.wr.body:4  %buff_addr_1 = getelementptr [128 x i32]* %buff, i64 0, i64 %tmp_6

ST_5: buff_load [2/2] 2.71ns
burst.wr.body:5  %buff_load = load i32* %buff_addr_1, align 4

ST_5: is_0iter [1/1] 2.00ns
burst.wr.body:6  %is_0iter = icmp eq i8 %indvar, 0

ST_5: stg_61 [1/1] 0.00ns
burst.wr.body:7  br i1 %is_0iter, label %burstWrReqBB, label %burstWrDataBB


 <State 6>: 2.71ns
ST_6: buff_load [1/2] 2.71ns
burst.wr.body:5  %buff_load = load i32* %buff_addr_1, align 4


 <State 7>: 3.50ns
ST_7: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str9) nounwind

ST_7: empty_6 [1/1] 0.00ns
burst.wr.body:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str2) nounwind

ST_7: empty_7 [1/1] 0.00ns
burst.wr.body:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @str1) nounwind

ST_7: p_wr_req [1/1] 3.50ns
burstWrReqBB:0  %p_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %a_addr, i32 128)

ST_7: stg_67 [1/1] 0.00ns
burstWrReqBB:1  br label %burstWrDataBB

ST_7: stg_68 [1/1] 3.50ns
burstWrDataBB:0  call void @_ssdm_op_Write.ap_bus.i32P(i32* %a_addr, i32 %buff_load)

ST_7: burstwrite_rend [1/1] 0.00ns
burstWrDataBB:1  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str9, i32 %burstwrite_rbegin) nounwind

ST_7: stg_70 [1/1] 0.00ns
burstWrDataBB:2  br label %burst.wr.header


 <State 8>: 2.44ns
ST_8: count_load [1/1] 0.00ns
burst.wr.end:0  %count_load = load i32* @count, align 4

ST_8: tmp_5 [1/1] 2.44ns
burst.wr.end:1  %tmp_5 = add i32 %count_load, 128

ST_8: stg_73 [1/1] 0.00ns
burst.wr.end:2  store i32 %tmp_5, i32* @count, align 4

ST_8: stg_74 [2/2] 0.00ns
burst.wr.end:3  call void @_ssdm_op_Write.ap_ovld.i32P(i32* %status_reg, i32 %tmp_5)


 <State 9>: 2.94ns
ST_9: stg_75 [1/2] 0.00ns
burst.wr.end:3  call void @_ssdm_op_Write.ap_ovld.i32P(i32* %status_reg, i32 %tmp_5)

ST_9: stg_76 [1/1] 0.00ns
burst.wr.end:4  call void (...)* @_ssdm_op_SpecIFCore(i32* %status_reg, [1 x i8]* @p_str1, [10 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [19 x i8]* @p_str6) nounwind

ST_9: empty_8 [1/1] 0.00ns
burst.wr.end:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4) nounwind

ST_9: stg_78 [1/1] 1.57ns
burst.wr.end:6  br label %._crit_edge

ST_9: int_pending_flag [1/1] 0.00ns
._crit_edge:0  %int_pending_flag = phi i1 [ false, %0 ], [ true, %burst.wr.end ]

ST_9: int_pending_loc [1/1] 0.00ns
._crit_edge:1  %int_pending_loc = phi i1 [ %int_pending_load, %0 ], [ true, %burst.wr.end ]

ST_9: tmp_8 [1/1] 0.00ns
._crit_edge:2  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ctrl_reg_read, i32 1)

ST_9: rev [1/1] 1.37ns
._crit_edge:3  %rev = xor i1 %tmp_8, true

ST_9: int_pending_flag_s [1/1] 1.37ns
._crit_edge:4  %int_pending_flag_s = or i1 %int_pending_flag, %tmp_8

ST_9: int_pending_loc_s [1/1] 1.37ns
._crit_edge:5  %int_pending_loc_s = and i1 %int_pending_loc, %rev

ST_9: stg_85 [1/1] 0.00ns
._crit_edge:6  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %interrupt_r, i1 %int_pending_loc_s)

ST_9: stg_86 [1/1] 0.00ns
._crit_edge:7  br i1 %int_pending_flag_s, label %mergeST, label %._crit_edge2.new

ST_9: stg_87 [1/1] 0.00ns
mergeST:0  store i1 %rev, i1* @int_pending, align 1

ST_9: stg_88 [1/1] 0.00ns
mergeST:1  br label %._crit_edge2.new

ST_9: stg_89 [1/1] 0.00ns
._crit_edge2.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
