{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501188983646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501188983651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 16:56:23 2017 " "Processing started: Thu Jul 27 16:56:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501188983651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501188983651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DanceCentralRevolution -c DanceCentralRevolution " "Command: quartus_map --read_settings_files=on --write_settings_files=off DanceCentralRevolution -c DanceCentralRevolution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501188983651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501188984049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501188984049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dancecentralrevolution.v 1 1 " "Found 1 design units, including 1 entities, in source file dancecentralrevolution.v" { { "Info" "ISGN_ENTITY_NAME" "1 DanceCentralRevolution " "Found entity 1: DanceCentralRevolution" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501188992664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501188992664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DanceCentralRevolution " "Elaborating entity \"DanceCentralRevolution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501188992695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter DanceCentralRevolution.v(18) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(18): object \"counter\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501188992695 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "movecounter DanceCentralRevolution.v(18) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(18): object \"movecounter\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501188992695 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up DanceCentralRevolution.v(19) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(19): object \"up\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501188992695 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delta_y DanceCentralRevolution.v(20) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(20): object \"delta_y\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501188992695 "|DanceCentralRevolution"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ctrl.v 1 1 " "Using design file vga_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "vga_ctrl.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501188992726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1501188992726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:controller " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:controller\"" {  } { { "DanceCentralRevolution.v" "controller" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501188992742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga_ctrl.v(64) " "Verilog HDL assignment warning at vga_ctrl.v(64): truncated value with size 32 to match size of target (22)" {  } { { "vga_ctrl.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/vga_ctrl.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501188992742 "|DanceCentralRevolution|VGA_Ctrl:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(67) " "Verilog HDL assignment warning at vga_ctrl.v(67): truncated value with size 32 to match size of target (11)" {  } { { "vga_ctrl.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/vga_ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501188992742 "|DanceCentralRevolution|VGA_Ctrl:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(68) " "Verilog HDL assignment warning at vga_ctrl.v(68): truncated value with size 32 to match size of target (11)" {  } { { "vga_ctrl.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/vga_ctrl.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501188992742 "|DanceCentralRevolution|VGA_Ctrl:controller"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501188993335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] VCC " "Pin \"VGA_R\[1\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] VCC " "Pin \"VGA_R\[3\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] VCC " "Pin \"VGA_R\[5\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] VCC " "Pin \"VGA_R\[7\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] VCC " "Pin \"VGA_G\[1\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] VCC " "Pin \"VGA_G\[3\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] VCC " "Pin \"VGA_G\[5\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] VCC " "Pin \"VGA_G\[7\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] VCC " "Pin \"VGA_B\[1\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] VCC " "Pin \"VGA_B\[3\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] VCC " "Pin \"VGA_B\[7\]\" is stuck at VCC" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501188993851 "|DanceCentralRevolution|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501188993851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1501188993945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501188994673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501188994673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "go_switch " "No output dependent on input pin \"go_switch\"" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501188994716 "|DanceCentralRevolution|go_switch"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pad\[0\] " "No output dependent on input pin \"pad\[0\]\"" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501188994716 "|DanceCentralRevolution|pad[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pad\[1\] " "No output dependent on input pin \"pad\[1\]\"" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501188994716 "|DanceCentralRevolution|pad[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pad\[2\] " "No output dependent on input pin \"pad\[2\]\"" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501188994716 "|DanceCentralRevolution|pad[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pad\[3\] " "No output dependent on input pin \"pad\[3\]\"" {  } { { "DanceCentralRevolution.v" "" { Text "C:/Users/chernya/Documents/_summer2017/adv_dig_circ/final_project/final_project_files/DanceCentralRevolutionFPGA/DanceCentralRevolution.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501188994716 "|DanceCentralRevolution|pad[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501188994716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "709 " "Implemented 709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501188994716 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501188994716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "675 " "Implemented 675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501188994716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501188994716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501188994732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 16:56:34 2017 " "Processing ended: Thu Jul 27 16:56:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501188994732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501188994732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501188994732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501188994732 ""}
