

================================================================
== Vitis HLS Report for 'decision_function_118'
================================================================
* Date:           Thu Jan 23 13:48:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read1011 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 8 'read' 'p_read1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read910 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read89 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read78 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read67 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read56 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read45 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read34 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read23 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read12 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read45, i18 906" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86_1544 = icmp_slt  i18 %p_read1011, i18 6959" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_1544' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_1545 = icmp_slt  i18 %p_read89, i18 1285" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1545' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1546 = icmp_slt  i18 %p_read89, i18 901" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1546' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1547 = icmp_slt  i18 %p_read1011, i18 7158" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1547' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1548 = icmp_slt  i18 %p_read45, i18 619" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1548' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1549 = icmp_slt  i18 %p_read67, i18 11872" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1549' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1550 = icmp_slt  i18 %p_read89, i18 864" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1550' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1551 = icmp_slt  i18 %p_read56, i18 390" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1551' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1552 = icmp_slt  i18 %p_read45, i18 935" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1552' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1553 = icmp_slt  i18 %p_read89, i18 3033" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1553' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1554 = icmp_slt  i18 %p_read34, i18 797" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1554' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1555 = icmp_slt  i18 %p_read56, i18 1006" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1555' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1556 = icmp_slt  i18 %p_read67, i18 10601" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1556' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1557 = icmp_slt  i18 %p_read23, i18 1722" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1557' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %p_read78, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns)   --->   "%icmp_ln86_1558 = icmp_slt  i15 %tmp, i15 1" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1558' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1559 = icmp_slt  i18 %p_read910, i18 14455" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1559' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1560 = icmp_slt  i18 %p_read34, i18 453" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1560' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1561 = icmp_slt  i18 %p_read34, i18 439" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1561' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1562 = icmp_slt  i18 %p_read89, i18 1589" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1562' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1563 = icmp_slt  i18 %p_read45, i18 908" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1563' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1564 = icmp_slt  i18 %p_read12, i18 16122" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1564' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 41 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1544, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 42 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_739 = xor i1 %icmp_ln86_1544, i1 1" [firmware/BDT.h:104]   --->   Operation 43 'xor' 'xor_ln104_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %xor_ln104_739, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 44 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns)   --->   "%and_ln102_1706 = and i1 %icmp_ln86_1545, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 45 'and' 'and_ln102_1706' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln102_1707 = and i1 %icmp_ln86_1546, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102_1707' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102_1709 = and i1 %icmp_ln86_1548, i1 %and_ln102_1706" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102_1709' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_295)   --->   "%xor_ln104_745 = xor i1 %icmp_ln86_1550, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_295 = and i1 %and_ln102_1707, i1 %xor_ln104_745" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104_295' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.93>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_292)   --->   "%xor_ln104_740 = xor i1 %icmp_ln86_1545, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_292 = and i1 %icmp_ln86, i1 %xor_ln104_740" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104_292' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1499)   --->   "%xor_ln104_743 = xor i1 %icmp_ln86_1548, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_1710 = and i1 %icmp_ln86_1549, i1 %and_ln104_292" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1710' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1497)   --->   "%and_ln102_1714 = and i1 %icmp_ln86_1554, i1 %and_ln102_1709" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_1714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1499)   --->   "%and_ln102_1715 = and i1 %icmp_ln86_1555, i1 %xor_ln104_743" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1499)   --->   "%and_ln102_1716 = and i1 %and_ln102_1715, i1 %and_ln102_1706" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1497)   --->   "%or_ln117 = or i1 %and_ln104_295, i1 %and_ln102_1714" [firmware/BDT.h:117]   --->   Operation 57 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1497)   --->   "%select_ln117 = select i1 %and_ln104_295, i3 2, i3 3" [firmware/BDT.h:117]   --->   Operation 58 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns)   --->   "%or_ln117_1391 = or i1 %and_ln104_295, i1 %and_ln102_1709" [firmware/BDT.h:117]   --->   Operation 59 'or' 'or_ln117_1391' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1497)   --->   "%select_ln117_1496 = select i1 %or_ln117, i3 %select_ln117, i3 4" [firmware/BDT.h:117]   --->   Operation 60 'select' 'select_ln117_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1499)   --->   "%or_ln117_1392 = or i1 %or_ln117_1391, i1 %and_ln102_1716" [firmware/BDT.h:117]   --->   Operation 61 'or' 'or_ln117_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1497 = select i1 %or_ln117_1391, i3 %select_ln117_1496, i3 5" [firmware/BDT.h:117]   --->   Operation 62 'select' 'select_ln117_1497' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns)   --->   "%or_ln117_1393 = or i1 %and_ln104_295, i1 %and_ln102_1706" [firmware/BDT.h:117]   --->   Operation 63 'or' 'or_ln117_1393' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1499)   --->   "%select_ln117_1498 = select i1 %or_ln117_1392, i3 %select_ln117_1497, i3 6" [firmware/BDT.h:117]   --->   Operation 64 'select' 'select_ln117_1498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1499 = select i1 %or_ln117_1393, i3 %select_ln117_1498, i3 7" [firmware/BDT.h:117]   --->   Operation 65 'select' 'select_ln117_1499' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "%or_ln117_1395 = or i1 %or_ln117_1393, i1 %and_ln102_1710" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117_1395' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_293)   --->   "%xor_ln104_741 = xor i1 %icmp_ln86_1546, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_293 = and i1 %and_ln102, i1 %xor_ln104_741" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_293' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_1708 = and i1 %icmp_ln86_1547, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1708' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_294)   --->   "%xor_ln104_742 = xor i1 %icmp_ln86_1547, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_294 = and i1 %and_ln104, i1 %xor_ln104_742" [firmware/BDT.h:104]   --->   Operation 71 'and' 'and_ln104_294' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1503)   --->   "%xor_ln104_744 = xor i1 %icmp_ln86_1549, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102_1711 = and i1 %icmp_ln86_1551, i1 %and_ln104_293" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1711' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1501)   --->   "%and_ln102_1717 = and i1 %icmp_ln86_1556, i1 %and_ln102_1710" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1717' <Predicate = (or_ln117_1395)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1503)   --->   "%and_ln102_1718 = and i1 %icmp_ln86_1557, i1 %xor_ln104_744" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1503)   --->   "%and_ln102_1719 = and i1 %and_ln102_1718, i1 %and_ln104_292" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1505)   --->   "%and_ln102_1720 = and i1 %and_ln102_1707, i1 %icmp_ln86_1558" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1505)   --->   "%and_ln102_1721 = and i1 %and_ln102_1720, i1 %icmp_ln86_1550" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1501)   --->   "%or_ln117_1394 = or i1 %or_ln117_1393, i1 %and_ln102_1717" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_1394' <Predicate = (or_ln117_1395)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1501)   --->   "%zext_ln117 = zext i3 %select_ln117_1499" [firmware/BDT.h:117]   --->   Operation 80 'zext' 'zext_ln117' <Predicate = (or_ln117_1395)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1501)   --->   "%select_ln117_1500 = select i1 %or_ln117_1394, i4 %zext_ln117, i4 8" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_1500' <Predicate = (or_ln117_1395)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1503)   --->   "%or_ln117_1396 = or i1 %or_ln117_1395, i1 %and_ln102_1719" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1501 = select i1 %or_ln117_1395, i4 %select_ln117_1500, i4 9" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_1501' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_1397 = or i1 %and_ln104_295, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_1397' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1503)   --->   "%select_ln117_1502 = select i1 %or_ln117_1396, i4 %select_ln117_1501, i4 10" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1505)   --->   "%or_ln117_1398 = or i1 %or_ln117_1397, i1 %and_ln102_1721" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1503 = select i1 %or_ln117_1397, i4 %select_ln117_1502, i4 11" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1503' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_1399 = or i1 %and_ln102_1707, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1399' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1505)   --->   "%select_ln117_1504 = select i1 %or_ln117_1398, i4 %select_ln117_1503, i4 12" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1505 = select i1 %or_ln117_1399, i4 %select_ln117_1504, i4 13" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1505' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_1401 = or i1 %or_ln117_1399, i1 %and_ln102_1711" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1401' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_1403 = or i1 %and_ln102, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1403' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1509)   --->   "%xor_ln104_746 = xor i1 %icmp_ln86_1551, i1 1" [firmware/BDT.h:104]   --->   Operation 93 'xor' 'xor_ln104_746' <Predicate = (or_ln117_1403)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.97ns)   --->   "%and_ln102_1712 = and i1 %icmp_ln86_1552, i1 %and_ln102_1708" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_1712' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1507)   --->   "%and_ln102_1722 = and i1 %icmp_ln86_1559, i1 %and_ln102_1711" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_1722' <Predicate = (or_ln117_1401 & or_ln117_1403)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1509)   --->   "%and_ln102_1723 = and i1 %icmp_ln86_1560, i1 %xor_ln104_746" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_1723' <Predicate = (or_ln117_1403)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1509)   --->   "%and_ln102_1724 = and i1 %and_ln102_1723, i1 %and_ln104_293" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_1724' <Predicate = (or_ln117_1403)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1511)   --->   "%and_ln102_1725 = and i1 %icmp_ln86_1561, i1 %and_ln102_1712" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1507)   --->   "%or_ln117_1400 = or i1 %or_ln117_1399, i1 %and_ln102_1722" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1400' <Predicate = (or_ln117_1401 & or_ln117_1403)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1507)   --->   "%select_ln117_1506 = select i1 %or_ln117_1400, i4 %select_ln117_1505, i4 14" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1506' <Predicate = (or_ln117_1401 & or_ln117_1403)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1509)   --->   "%or_ln117_1402 = or i1 %or_ln117_1401, i1 %and_ln102_1724" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1402' <Predicate = (or_ln117_1403)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1507 = select i1 %or_ln117_1401, i4 %select_ln117_1506, i4 15" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1507' <Predicate = (or_ln117_1403)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1509)   --->   "%zext_ln117_168 = zext i4 %select_ln117_1507" [firmware/BDT.h:117]   --->   Operation 103 'zext' 'zext_ln117_168' <Predicate = (or_ln117_1403)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1509)   --->   "%select_ln117_1508 = select i1 %or_ln117_1402, i5 %zext_ln117_168, i5 16" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1508' <Predicate = (or_ln117_1403)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1511)   --->   "%or_ln117_1404 = or i1 %or_ln117_1403, i1 %and_ln102_1725" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1509 = select i1 %or_ln117_1403, i5 %select_ln117_1508, i5 17" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1509' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln117_1405 = or i1 %or_ln117_1403, i1 %and_ln102_1712" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1405' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1511)   --->   "%select_ln117_1510 = select i1 %or_ln117_1404, i5 %select_ln117_1509, i5 18" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1511 = select i1 %or_ln117_1405, i5 %select_ln117_1510, i5 19" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1511' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1513)   --->   "%xor_ln104_747 = xor i1 %icmp_ln86_1552, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln102_1713 = and i1 %icmp_ln86_1553, i1 %and_ln104_294" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1713' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1513)   --->   "%and_ln102_1726 = and i1 %icmp_ln86_1562, i1 %xor_ln104_747" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1513)   --->   "%and_ln102_1727 = and i1 %and_ln102_1726, i1 %and_ln102_1708" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1515)   --->   "%and_ln102_1728 = and i1 %icmp_ln86_1563, i1 %and_ln102_1713" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1513)   --->   "%or_ln117_1406 = or i1 %or_ln117_1405, i1 %and_ln102_1727" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_1407 = or i1 %or_ln117_1403, i1 %and_ln102_1708" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1513)   --->   "%select_ln117_1512 = select i1 %or_ln117_1406, i5 %select_ln117_1511, i5 20" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1515)   --->   "%or_ln117_1408 = or i1 %or_ln117_1407, i1 %and_ln102_1728" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1513 = select i1 %or_ln117_1407, i5 %select_ln117_1512, i5 21" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1513' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_1409 = or i1 %or_ln117_1407, i1 %and_ln102_1713" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_1409' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1515)   --->   "%select_ln117_1514 = select i1 %or_ln117_1408, i5 %select_ln117_1513, i5 22" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1515 = select i1 %or_ln117_1409, i5 %select_ln117_1514, i5 23" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1515' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 123 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_748 = xor i1 %icmp_ln86_1553, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1729 = and i1 %icmp_ln86_1564, i1 %xor_ln104_748" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1730 = and i1 %and_ln102_1729, i1 %and_ln104_294" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1410 = or i1 %or_ln117_1409, i1 %and_ln102_1730" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1516 = select i1 %or_ln117_1410, i5 %select_ln117_1515, i5 24" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.23i12.i12.i5, i5 2, i12 1606, i5 3, i12 4048, i5 4, i12 3882, i5 5, i12 4090, i5 6, i12 401, i5 7, i12 20, i5 8, i12 215, i5 9, i12 4037, i5 10, i12 3669, i5 11, i12 749, i5 12, i12 3638, i5 13, i12 1182, i5 14, i12 3658, i5 15, i12 3875, i5 16, i12 3606, i5 17, i12 1809, i5 18, i12 34, i5 19, i12 3645, i5 20, i12 4094, i5 21, i12 3811, i5 22, i12 4067, i5 23, i12 73, i5 24, i12 1558, i12 0, i5 %select_ln117_1516" [firmware/BDT.h:118]   --->   Operation 129 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 130 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read45', firmware/BDT.h:86) on port 'p_read4' (firmware/BDT.h:86) [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [22]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [45]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [46]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1707', firmware/BDT.h:102) [52]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_295', firmware/BDT.h:104) [63]  (0.978 ns)

 <State 3>: 2.938ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1391', firmware/BDT.h:117) [89]  (0.978 ns)
	'select' operation 3 bit ('select_ln117_1497', firmware/BDT.h:117) [92]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1498', firmware/BDT.h:117) [94]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1499', firmware/BDT.h:117) [96]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1717', firmware/BDT.h:102) [73]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1394', firmware/BDT.h:117) [95]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1500', firmware/BDT.h:117) [99]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1501', firmware/BDT.h:117) [101]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1502', firmware/BDT.h:117) [103]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1503', firmware/BDT.h:117) [105]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1504', firmware/BDT.h:117) [107]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1505', firmware/BDT.h:117) [109]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1722', firmware/BDT.h:102) [78]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1400', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1506', firmware/BDT.h:117) [111]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1507', firmware/BDT.h:117) [113]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_1508', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1509', firmware/BDT.h:117) [118]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1510', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1511', firmware/BDT.h:117) [122]  (1.215 ns)

 <State 6>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1407', firmware/BDT.h:117) [123]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1513', firmware/BDT.h:117) [126]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1514', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1515', firmware/BDT.h:117) [130]  (1.215 ns)

 <State 7>: 3.201ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_748', firmware/BDT.h:104) [69]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1729', firmware/BDT.h:102) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1730', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1410', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1516', firmware/BDT.h:117) [131]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [132]  (3.201 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
