
RUthless_ECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004568  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084568  00084568  00014568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000970  20070000  00084570  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00001920  20070970  00084ee0  00020970  2**2
                  ALLOC
  4 .stack        00002000  20072290  00086800  00020970  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020970  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020999  2**0
                  CONTENTS, READONLY
  7 .debug_info   00036ecb  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004f11  00000000  00000000  000578bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000069d3  00000000  00000000  0005c7ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cd0  00000000  00000000  000631a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c60  00000000  00000000  00063e71  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001eb8d  00000000  00000000  00064ad1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00019cdf  00000000  00000000  0008365e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00066d1f  00000000  00000000  0009d33d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002014  00000000  00000000  0010405c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	90 42 07 20 f1 09 08 00 ed 09 08 00 ed 09 08 00     .B. ............
   80010:	ed 09 08 00 ed 09 08 00 ed 09 08 00 00 00 00 00     ................
	...
   8002c:	ed 09 08 00 ed 09 08 00 00 00 00 00 ed 09 08 00     ................
   8003c:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   8004c:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   8005c:	ed 09 08 00 7d 2c 08 00 ed 09 08 00 00 00 00 00     ....},..........
   8006c:	85 18 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
	...
   80084:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   80094:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   800a4:	00 00 00 00 ed 09 08 00 05 22 08 00 15 22 08 00     ........."..."..
   800b4:	25 22 08 00 35 22 08 00 45 22 08 00 55 22 08 00     %"..5"..E"..U"..
   800c4:	65 22 08 00 75 22 08 00 85 22 08 00 ed 09 08 00     e"..u"..."......
   800d4:	d1 0c 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................
   800e4:	ed 09 08 00 ed 09 08 00 ed 09 08 00 ed 09 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070970 	.word	0x20070970
   80110:	00000000 	.word	0x00000000
   80114:	00084570 	.word	0x00084570

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084570 	.word	0x00084570
   80154:	20070974 	.word	0x20070974
   80158:	00084570 	.word	0x00084570
   8015c:	00000000 	.word	0x00000000

00080160 <at24cxx_acknowledge_polling>:
   80160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80164:	b082      	sub	sp, #8
   80166:	4604      	mov	r4, r0
   80168:	2200      	movs	r2, #0
   8016a:	ab02      	add	r3, sp, #8
   8016c:	f803 2d01 	strb.w	r2, [r3, #-1]!
   80170:	f890 a000 	ldrb.w	sl, [r0]
   80174:	f8d0 9004 	ldr.w	r9, [r0, #4]
   80178:	f8d0 8008 	ldr.w	r8, [r0, #8]
   8017c:	68c7      	ldr	r7, [r0, #12]
   8017e:	7002      	strb	r2, [r0, #0]
   80180:	6042      	str	r2, [r0, #4]
   80182:	6083      	str	r3, [r0, #8]
   80184:	2301      	movs	r3, #1
   80186:	60c3      	str	r3, [r0, #12]
   80188:	4e08      	ldr	r6, [pc, #32]	; (801ac <at24cxx_acknowledge_polling+0x4c>)
   8018a:	4d09      	ldr	r5, [pc, #36]	; (801b0 <at24cxx_acknowledge_polling+0x50>)
   8018c:	4621      	mov	r1, r4
   8018e:	4630      	mov	r0, r6
   80190:	47a8      	blx	r5
   80192:	2800      	cmp	r0, #0
   80194:	d1fa      	bne.n	8018c <at24cxx_acknowledge_polling+0x2c>
   80196:	f884 a000 	strb.w	sl, [r4]
   8019a:	f8c4 9004 	str.w	r9, [r4, #4]
   8019e:	f8c4 8008 	str.w	r8, [r4, #8]
   801a2:	60e7      	str	r7, [r4, #12]
   801a4:	b002      	add	sp, #8
   801a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   801aa:	bf00      	nop
   801ac:	40090000 	.word	0x40090000
   801b0:	00080965 	.word	0x00080965

000801b4 <at24cxx_write_byte>:
   801b4:	b510      	push	{r4, lr}
   801b6:	b088      	sub	sp, #32
   801b8:	f88d 1007 	strb.w	r1, [sp, #7]
   801bc:	2350      	movs	r3, #80	; 0x50
   801be:	f88d 301c 	strb.w	r3, [sp, #28]
   801c2:	0a03      	lsrs	r3, r0, #8
   801c4:	f88d 300c 	strb.w	r3, [sp, #12]
   801c8:	f88d 000d 	strb.w	r0, [sp, #13]
   801cc:	2302      	movs	r3, #2
   801ce:	9304      	str	r3, [sp, #16]
   801d0:	f10d 0307 	add.w	r3, sp, #7
   801d4:	9305      	str	r3, [sp, #20]
   801d6:	2301      	movs	r3, #1
   801d8:	9306      	str	r3, [sp, #24]
   801da:	a903      	add	r1, sp, #12
   801dc:	4806      	ldr	r0, [pc, #24]	; (801f8 <at24cxx_write_byte+0x44>)
   801de:	4b07      	ldr	r3, [pc, #28]	; (801fc <at24cxx_write_byte+0x48>)
   801e0:	4798      	blx	r3
   801e2:	b118      	cbz	r0, 801ec <at24cxx_write_byte+0x38>
   801e4:	2401      	movs	r4, #1
   801e6:	4620      	mov	r0, r4
   801e8:	b008      	add	sp, #32
   801ea:	bd10      	pop	{r4, pc}
   801ec:	4604      	mov	r4, r0
   801ee:	a803      	add	r0, sp, #12
   801f0:	4b03      	ldr	r3, [pc, #12]	; (80200 <at24cxx_write_byte+0x4c>)
   801f2:	4798      	blx	r3
   801f4:	e7f7      	b.n	801e6 <at24cxx_write_byte+0x32>
   801f6:	bf00      	nop
   801f8:	40090000 	.word	0x40090000
   801fc:	00080965 	.word	0x00080965
   80200:	00080161 	.word	0x00080161

00080204 <at24cxx_read_byte>:
   80204:	b500      	push	{lr}
   80206:	b087      	sub	sp, #28
   80208:	2350      	movs	r3, #80	; 0x50
   8020a:	f88d 3014 	strb.w	r3, [sp, #20]
   8020e:	0a03      	lsrs	r3, r0, #8
   80210:	f88d 3004 	strb.w	r3, [sp, #4]
   80214:	f88d 0005 	strb.w	r0, [sp, #5]
   80218:	2302      	movs	r3, #2
   8021a:	9302      	str	r3, [sp, #8]
   8021c:	9103      	str	r1, [sp, #12]
   8021e:	2301      	movs	r3, #1
   80220:	9304      	str	r3, [sp, #16]
   80222:	a901      	add	r1, sp, #4
   80224:	4804      	ldr	r0, [pc, #16]	; (80238 <at24cxx_read_byte+0x34>)
   80226:	4b05      	ldr	r3, [pc, #20]	; (8023c <at24cxx_read_byte+0x38>)
   80228:	4798      	blx	r3
   8022a:	3000      	adds	r0, #0
   8022c:	bf18      	it	ne
   8022e:	2001      	movne	r0, #1
   80230:	b007      	add	sp, #28
   80232:	f85d fb04 	ldr.w	pc, [sp], #4
   80236:	bf00      	nop
   80238:	40090000 	.word	0x40090000
   8023c:	000808a5 	.word	0x000808a5

00080240 <at24cxx_read_continuous>:
   80240:	b500      	push	{lr}
   80242:	b087      	sub	sp, #28
   80244:	2350      	movs	r3, #80	; 0x50
   80246:	f88d 3014 	strb.w	r3, [sp, #20]
   8024a:	0a03      	lsrs	r3, r0, #8
   8024c:	f88d 3004 	strb.w	r3, [sp, #4]
   80250:	f88d 0005 	strb.w	r0, [sp, #5]
   80254:	2302      	movs	r3, #2
   80256:	9302      	str	r3, [sp, #8]
   80258:	9203      	str	r2, [sp, #12]
   8025a:	9104      	str	r1, [sp, #16]
   8025c:	a901      	add	r1, sp, #4
   8025e:	4804      	ldr	r0, [pc, #16]	; (80270 <at24cxx_read_continuous+0x30>)
   80260:	4b04      	ldr	r3, [pc, #16]	; (80274 <at24cxx_read_continuous+0x34>)
   80262:	4798      	blx	r3
   80264:	3000      	adds	r0, #0
   80266:	bf18      	it	ne
   80268:	2001      	movne	r0, #1
   8026a:	b007      	add	sp, #28
   8026c:	f85d fb04 	ldr.w	pc, [sp], #4
   80270:	40090000 	.word	0x40090000
   80274:	000808a5 	.word	0x000808a5

00080278 <adc_init>:
   80278:	b430      	push	{r4, r5}
   8027a:	2401      	movs	r4, #1
   8027c:	6004      	str	r4, [r0, #0]
   8027e:	2400      	movs	r4, #0
   80280:	6044      	str	r4, [r0, #4]
   80282:	f240 2502 	movw	r5, #514	; 0x202
   80286:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
   8028a:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
   8028e:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114
   80292:	6845      	ldr	r5, [r0, #4]
   80294:	0052      	lsls	r2, r2, #1
   80296:	fbb1 f2f2 	udiv	r2, r1, r2
   8029a:	3a01      	subs	r2, #1
   8029c:	0212      	lsls	r2, r2, #8
   8029e:	b292      	uxth	r2, r2
   802a0:	432b      	orrs	r3, r5
   802a2:	431a      	orrs	r2, r3
   802a4:	6042      	str	r2, [r0, #4]
   802a6:	4620      	mov	r0, r4
   802a8:	bc30      	pop	{r4, r5}
   802aa:	4770      	bx	lr

000802ac <adc_set_resolution>:
   802ac:	6843      	ldr	r3, [r0, #4]
   802ae:	f023 0310 	bic.w	r3, r3, #16
   802b2:	6043      	str	r3, [r0, #4]
   802b4:	6843      	ldr	r3, [r0, #4]
   802b6:	4319      	orrs	r1, r3
   802b8:	6041      	str	r1, [r0, #4]
   802ba:	4770      	bx	lr

000802bc <adc_configure_trigger>:
   802bc:	6843      	ldr	r3, [r0, #4]
   802be:	01d2      	lsls	r2, r2, #7
   802c0:	b2d2      	uxtb	r2, r2
   802c2:	4319      	orrs	r1, r3
   802c4:	430a      	orrs	r2, r1
   802c6:	6042      	str	r2, [r0, #4]
   802c8:	4770      	bx	lr

000802ca <adc_configure_timing>:
   802ca:	b410      	push	{r4}
   802cc:	6844      	ldr	r4, [r0, #4]
   802ce:	0609      	lsls	r1, r1, #24
   802d0:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   802d4:	4321      	orrs	r1, r4
   802d6:	430a      	orrs	r2, r1
   802d8:	0719      	lsls	r1, r3, #28
   802da:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
   802de:	4311      	orrs	r1, r2
   802e0:	6041      	str	r1, [r0, #4]
   802e2:	bc10      	pop	{r4}
   802e4:	4770      	bx	lr

000802e6 <adc_start>:
   802e6:	2302      	movs	r3, #2
   802e8:	6003      	str	r3, [r0, #0]
   802ea:	4770      	bx	lr

000802ec <adc_enable_channel>:
   802ec:	2301      	movs	r3, #1
   802ee:	fa03 f101 	lsl.w	r1, r3, r1
   802f2:	6101      	str	r1, [r0, #16]
   802f4:	4770      	bx	lr

000802f6 <adc_enable_tag>:
   802f6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   802f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   802fc:	6403      	str	r3, [r0, #64]	; 0x40
   802fe:	4770      	bx	lr

00080300 <adc_enable_interrupt>:
   80300:	6241      	str	r1, [r0, #36]	; 0x24
   80302:	4770      	bx	lr

00080304 <sysclk_init>:
   80304:	b510      	push	{r4, lr}
   80306:	480e      	ldr	r0, [pc, #56]	; (80340 <sysclk_init+0x3c>)
   80308:	4b0e      	ldr	r3, [pc, #56]	; (80344 <sysclk_init+0x40>)
   8030a:	4798      	blx	r3
   8030c:	213e      	movs	r1, #62	; 0x3e
   8030e:	2000      	movs	r0, #0
   80310:	4b0d      	ldr	r3, [pc, #52]	; (80348 <sysclk_init+0x44>)
   80312:	4798      	blx	r3
   80314:	4c0d      	ldr	r4, [pc, #52]	; (8034c <sysclk_init+0x48>)
   80316:	47a0      	blx	r4
   80318:	2800      	cmp	r0, #0
   8031a:	d0fc      	beq.n	80316 <sysclk_init+0x12>
   8031c:	4b0c      	ldr	r3, [pc, #48]	; (80350 <sysclk_init+0x4c>)
   8031e:	4798      	blx	r3
   80320:	4a0c      	ldr	r2, [pc, #48]	; (80354 <sysclk_init+0x50>)
   80322:	4b0d      	ldr	r3, [pc, #52]	; (80358 <sysclk_init+0x54>)
   80324:	629a      	str	r2, [r3, #40]	; 0x28
   80326:	4c0d      	ldr	r4, [pc, #52]	; (8035c <sysclk_init+0x58>)
   80328:	47a0      	blx	r4
   8032a:	2800      	cmp	r0, #0
   8032c:	d0fc      	beq.n	80328 <sysclk_init+0x24>
   8032e:	2010      	movs	r0, #16
   80330:	4b0b      	ldr	r3, [pc, #44]	; (80360 <sysclk_init+0x5c>)
   80332:	4798      	blx	r3
   80334:	4b0b      	ldr	r3, [pc, #44]	; (80364 <sysclk_init+0x60>)
   80336:	4798      	blx	r3
   80338:	4801      	ldr	r0, [pc, #4]	; (80340 <sysclk_init+0x3c>)
   8033a:	4b02      	ldr	r3, [pc, #8]	; (80344 <sysclk_init+0x40>)
   8033c:	4798      	blx	r3
   8033e:	bd10      	pop	{r4, pc}
   80340:	0501bd00 	.word	0x0501bd00
   80344:	200700a5 	.word	0x200700a5
   80348:	00080679 	.word	0x00080679
   8034c:	000806cd 	.word	0x000806cd
   80350:	000806dd 	.word	0x000806dd
   80354:	200d3f01 	.word	0x200d3f01
   80358:	400e0600 	.word	0x400e0600
   8035c:	000806ed 	.word	0x000806ed
   80360:	00080615 	.word	0x00080615
   80364:	00080a89 	.word	0x00080a89

00080368 <board_init>:
   80368:	b510      	push	{r4, lr}
   8036a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8036e:	4b16      	ldr	r3, [pc, #88]	; (803c8 <board_init+0x60>)
   80370:	605a      	str	r2, [r3, #4]
   80372:	200b      	movs	r0, #11
   80374:	4c15      	ldr	r4, [pc, #84]	; (803cc <board_init+0x64>)
   80376:	47a0      	blx	r4
   80378:	200c      	movs	r0, #12
   8037a:	47a0      	blx	r4
   8037c:	200d      	movs	r0, #13
   8037e:	47a0      	blx	r4
   80380:	200e      	movs	r0, #14
   80382:	47a0      	blx	r4
   80384:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80388:	203b      	movs	r0, #59	; 0x3b
   8038a:	4c11      	ldr	r4, [pc, #68]	; (803d0 <board_init+0x68>)
   8038c:	47a0      	blx	r4
   8038e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80392:	2055      	movs	r0, #85	; 0x55
   80394:	47a0      	blx	r4
   80396:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8039a:	2056      	movs	r0, #86	; 0x56
   8039c:	47a0      	blx	r4
   8039e:	490d      	ldr	r1, [pc, #52]	; (803d4 <board_init+0x6c>)
   803a0:	2068      	movs	r0, #104	; 0x68
   803a2:	47a0      	blx	r4
   803a4:	490c      	ldr	r1, [pc, #48]	; (803d8 <board_init+0x70>)
   803a6:	205c      	movs	r0, #92	; 0x5c
   803a8:	47a0      	blx	r4
   803aa:	4a0c      	ldr	r2, [pc, #48]	; (803dc <board_init+0x74>)
   803ac:	f44f 7140 	mov.w	r1, #768	; 0x300
   803b0:	480b      	ldr	r0, [pc, #44]	; (803e0 <board_init+0x78>)
   803b2:	4b0c      	ldr	r3, [pc, #48]	; (803e4 <board_init+0x7c>)
   803b4:	4798      	blx	r3
   803b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803ba:	202b      	movs	r0, #43	; 0x2b
   803bc:	47a0      	blx	r4
   803be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   803c2:	202a      	movs	r0, #42	; 0x2a
   803c4:	47a0      	blx	r4
   803c6:	bd10      	pop	{r4, pc}
   803c8:	400e1a50 	.word	0x400e1a50
   803cc:	000806fd 	.word	0x000806fd
   803d0:	000804a9 	.word	0x000804a9
   803d4:	28000079 	.word	0x28000079
   803d8:	28000001 	.word	0x28000001
   803dc:	08000001 	.word	0x08000001
   803e0:	400e0e00 	.word	0x400e0e00
   803e4:	00080579 	.word	0x00080579

000803e8 <pdc_tx_init>:
   803e8:	460b      	mov	r3, r1
   803ea:	b119      	cbz	r1, 803f4 <pdc_tx_init+0xc>
   803ec:	6809      	ldr	r1, [r1, #0]
   803ee:	6081      	str	r1, [r0, #8]
   803f0:	685b      	ldr	r3, [r3, #4]
   803f2:	60c3      	str	r3, [r0, #12]
   803f4:	b11a      	cbz	r2, 803fe <pdc_tx_init+0x16>
   803f6:	6813      	ldr	r3, [r2, #0]
   803f8:	6183      	str	r3, [r0, #24]
   803fa:	6853      	ldr	r3, [r2, #4]
   803fc:	61c3      	str	r3, [r0, #28]
   803fe:	4770      	bx	lr

00080400 <pdc_enable_transfer>:
   80400:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
   80404:	05c9      	lsls	r1, r1, #23
   80406:	0dc9      	lsrs	r1, r1, #23
   80408:	6201      	str	r1, [r0, #32]
   8040a:	4770      	bx	lr

0008040c <pio_clear>:
   8040c:	6341      	str	r1, [r0, #52]	; 0x34
   8040e:	4770      	bx	lr

00080410 <pio_set_peripheral>:
   80410:	6442      	str	r2, [r0, #68]	; 0x44
   80412:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80416:	d016      	beq.n	80446 <pio_set_peripheral+0x36>
   80418:	d80b      	bhi.n	80432 <pio_set_peripheral+0x22>
   8041a:	b149      	cbz	r1, 80430 <pio_set_peripheral+0x20>
   8041c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80420:	d105      	bne.n	8042e <pio_set_peripheral+0x1e>
   80422:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80424:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80426:	400b      	ands	r3, r1
   80428:	ea23 0302 	bic.w	r3, r3, r2
   8042c:	6703      	str	r3, [r0, #112]	; 0x70
   8042e:	6042      	str	r2, [r0, #4]
   80430:	4770      	bx	lr
   80432:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80436:	d0fb      	beq.n	80430 <pio_set_peripheral+0x20>
   80438:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8043c:	d0f8      	beq.n	80430 <pio_set_peripheral+0x20>
   8043e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80442:	d1f4      	bne.n	8042e <pio_set_peripheral+0x1e>
   80444:	4770      	bx	lr
   80446:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80448:	4313      	orrs	r3, r2
   8044a:	6703      	str	r3, [r0, #112]	; 0x70
   8044c:	e7ef      	b.n	8042e <pio_set_peripheral+0x1e>

0008044e <pio_set_input>:
   8044e:	6441      	str	r1, [r0, #68]	; 0x44
   80450:	f012 0f01 	tst.w	r2, #1
   80454:	bf14      	ite	ne
   80456:	6641      	strne	r1, [r0, #100]	; 0x64
   80458:	6601      	streq	r1, [r0, #96]	; 0x60
   8045a:	f012 0f0a 	tst.w	r2, #10
   8045e:	bf14      	ite	ne
   80460:	6201      	strne	r1, [r0, #32]
   80462:	6241      	streq	r1, [r0, #36]	; 0x24
   80464:	f012 0f02 	tst.w	r2, #2
   80468:	d107      	bne.n	8047a <pio_set_input+0x2c>
   8046a:	f012 0f08 	tst.w	r2, #8
   8046e:	bf18      	it	ne
   80470:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
   80474:	6141      	str	r1, [r0, #20]
   80476:	6001      	str	r1, [r0, #0]
   80478:	4770      	bx	lr
   8047a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8047e:	e7f9      	b.n	80474 <pio_set_input+0x26>

00080480 <pio_set_output>:
   80480:	b410      	push	{r4}
   80482:	9c01      	ldr	r4, [sp, #4]
   80484:	6441      	str	r1, [r0, #68]	; 0x44
   80486:	b944      	cbnz	r4, 8049a <pio_set_output+0x1a>
   80488:	6601      	str	r1, [r0, #96]	; 0x60
   8048a:	b143      	cbz	r3, 8049e <pio_set_output+0x1e>
   8048c:	6501      	str	r1, [r0, #80]	; 0x50
   8048e:	b942      	cbnz	r2, 804a2 <pio_set_output+0x22>
   80490:	6341      	str	r1, [r0, #52]	; 0x34
   80492:	6101      	str	r1, [r0, #16]
   80494:	6001      	str	r1, [r0, #0]
   80496:	bc10      	pop	{r4}
   80498:	4770      	bx	lr
   8049a:	6641      	str	r1, [r0, #100]	; 0x64
   8049c:	e7f5      	b.n	8048a <pio_set_output+0xa>
   8049e:	6541      	str	r1, [r0, #84]	; 0x54
   804a0:	e7f5      	b.n	8048e <pio_set_output+0xe>
   804a2:	6301      	str	r1, [r0, #48]	; 0x30
   804a4:	e7f5      	b.n	80492 <pio_set_output+0x12>
	...

000804a8 <pio_configure_pin>:
   804a8:	b570      	push	{r4, r5, r6, lr}
   804aa:	b082      	sub	sp, #8
   804ac:	460d      	mov	r5, r1
   804ae:	0943      	lsrs	r3, r0, #5
   804b0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   804b4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   804b8:	025c      	lsls	r4, r3, #9
   804ba:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   804be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   804c2:	d031      	beq.n	80528 <pio_configure_pin+0x80>
   804c4:	d816      	bhi.n	804f4 <pio_configure_pin+0x4c>
   804c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   804ca:	d01b      	beq.n	80504 <pio_configure_pin+0x5c>
   804cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   804d0:	d116      	bne.n	80500 <pio_configure_pin+0x58>
   804d2:	f000 001f 	and.w	r0, r0, #31
   804d6:	2601      	movs	r6, #1
   804d8:	4086      	lsls	r6, r0
   804da:	4632      	mov	r2, r6
   804dc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804e0:	4620      	mov	r0, r4
   804e2:	4b22      	ldr	r3, [pc, #136]	; (8056c <pio_configure_pin+0xc4>)
   804e4:	4798      	blx	r3
   804e6:	f015 0f01 	tst.w	r5, #1
   804ea:	bf14      	ite	ne
   804ec:	6666      	strne	r6, [r4, #100]	; 0x64
   804ee:	6626      	streq	r6, [r4, #96]	; 0x60
   804f0:	2001      	movs	r0, #1
   804f2:	e017      	b.n	80524 <pio_configure_pin+0x7c>
   804f4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   804f8:	d021      	beq.n	8053e <pio_configure_pin+0x96>
   804fa:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   804fe:	d01e      	beq.n	8053e <pio_configure_pin+0x96>
   80500:	2000      	movs	r0, #0
   80502:	e00f      	b.n	80524 <pio_configure_pin+0x7c>
   80504:	f000 001f 	and.w	r0, r0, #31
   80508:	2601      	movs	r6, #1
   8050a:	4086      	lsls	r6, r0
   8050c:	4632      	mov	r2, r6
   8050e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80512:	4620      	mov	r0, r4
   80514:	4b15      	ldr	r3, [pc, #84]	; (8056c <pio_configure_pin+0xc4>)
   80516:	4798      	blx	r3
   80518:	f015 0f01 	tst.w	r5, #1
   8051c:	bf14      	ite	ne
   8051e:	6666      	strne	r6, [r4, #100]	; 0x64
   80520:	6626      	streq	r6, [r4, #96]	; 0x60
   80522:	2001      	movs	r0, #1
   80524:	b002      	add	sp, #8
   80526:	bd70      	pop	{r4, r5, r6, pc}
   80528:	f000 011f 	and.w	r1, r0, #31
   8052c:	2601      	movs	r6, #1
   8052e:	462a      	mov	r2, r5
   80530:	fa06 f101 	lsl.w	r1, r6, r1
   80534:	4620      	mov	r0, r4
   80536:	4b0e      	ldr	r3, [pc, #56]	; (80570 <pio_configure_pin+0xc8>)
   80538:	4798      	blx	r3
   8053a:	4630      	mov	r0, r6
   8053c:	e7f2      	b.n	80524 <pio_configure_pin+0x7c>
   8053e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   80542:	f000 011f 	and.w	r1, r0, #31
   80546:	2601      	movs	r6, #1
   80548:	ea05 0306 	and.w	r3, r5, r6
   8054c:	9300      	str	r3, [sp, #0]
   8054e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80552:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80556:	bf14      	ite	ne
   80558:	2200      	movne	r2, #0
   8055a:	2201      	moveq	r2, #1
   8055c:	fa06 f101 	lsl.w	r1, r6, r1
   80560:	4620      	mov	r0, r4
   80562:	4c04      	ldr	r4, [pc, #16]	; (80574 <pio_configure_pin+0xcc>)
   80564:	47a0      	blx	r4
   80566:	4630      	mov	r0, r6
   80568:	e7dc      	b.n	80524 <pio_configure_pin+0x7c>
   8056a:	bf00      	nop
   8056c:	00080411 	.word	0x00080411
   80570:	0008044f 	.word	0x0008044f
   80574:	00080481 	.word	0x00080481

00080578 <pio_configure_pin_group>:
   80578:	b570      	push	{r4, r5, r6, lr}
   8057a:	b082      	sub	sp, #8
   8057c:	4605      	mov	r5, r0
   8057e:	460e      	mov	r6, r1
   80580:	4614      	mov	r4, r2
   80582:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80586:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8058a:	d027      	beq.n	805dc <pio_configure_pin_group+0x64>
   8058c:	d811      	bhi.n	805b2 <pio_configure_pin_group+0x3a>
   8058e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80592:	d016      	beq.n	805c2 <pio_configure_pin_group+0x4a>
   80594:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80598:	d111      	bne.n	805be <pio_configure_pin_group+0x46>
   8059a:	460a      	mov	r2, r1
   8059c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   805a0:	4b19      	ldr	r3, [pc, #100]	; (80608 <pio_configure_pin_group+0x90>)
   805a2:	4798      	blx	r3
   805a4:	f014 0f01 	tst.w	r4, #1
   805a8:	bf14      	ite	ne
   805aa:	666e      	strne	r6, [r5, #100]	; 0x64
   805ac:	662e      	streq	r6, [r5, #96]	; 0x60
   805ae:	2001      	movs	r0, #1
   805b0:	e012      	b.n	805d8 <pio_configure_pin_group+0x60>
   805b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   805b6:	d015      	beq.n	805e4 <pio_configure_pin_group+0x6c>
   805b8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   805bc:	d012      	beq.n	805e4 <pio_configure_pin_group+0x6c>
   805be:	2000      	movs	r0, #0
   805c0:	e00a      	b.n	805d8 <pio_configure_pin_group+0x60>
   805c2:	460a      	mov	r2, r1
   805c4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805c8:	4b0f      	ldr	r3, [pc, #60]	; (80608 <pio_configure_pin_group+0x90>)
   805ca:	4798      	blx	r3
   805cc:	f014 0f01 	tst.w	r4, #1
   805d0:	bf14      	ite	ne
   805d2:	666e      	strne	r6, [r5, #100]	; 0x64
   805d4:	662e      	streq	r6, [r5, #96]	; 0x60
   805d6:	2001      	movs	r0, #1
   805d8:	b002      	add	sp, #8
   805da:	bd70      	pop	{r4, r5, r6, pc}
   805dc:	4b0b      	ldr	r3, [pc, #44]	; (8060c <pio_configure_pin_group+0x94>)
   805de:	4798      	blx	r3
   805e0:	2001      	movs	r0, #1
   805e2:	e7f9      	b.n	805d8 <pio_configure_pin_group+0x60>
   805e4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   805e8:	f004 0301 	and.w	r3, r4, #1
   805ec:	9300      	str	r3, [sp, #0]
   805ee:	f3c4 0380 	ubfx	r3, r4, #2, #1
   805f2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   805f6:	bf14      	ite	ne
   805f8:	2200      	movne	r2, #0
   805fa:	2201      	moveq	r2, #1
   805fc:	4631      	mov	r1, r6
   805fe:	4628      	mov	r0, r5
   80600:	4c03      	ldr	r4, [pc, #12]	; (80610 <pio_configure_pin_group+0x98>)
   80602:	47a0      	blx	r4
   80604:	2001      	movs	r0, #1
   80606:	e7e7      	b.n	805d8 <pio_configure_pin_group+0x60>
   80608:	00080411 	.word	0x00080411
   8060c:	0008044f 	.word	0x0008044f
   80610:	00080481 	.word	0x00080481

00080614 <pmc_switch_mck_to_pllack>:
   80614:	4a17      	ldr	r2, [pc, #92]	; (80674 <pmc_switch_mck_to_pllack+0x60>)
   80616:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   8061c:	4318      	orrs	r0, r3
   8061e:	6310      	str	r0, [r2, #48]	; 0x30
   80620:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80622:	f013 0f08 	tst.w	r3, #8
   80626:	d10a      	bne.n	8063e <pmc_switch_mck_to_pllack+0x2a>
   80628:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8062c:	4911      	ldr	r1, [pc, #68]	; (80674 <pmc_switch_mck_to_pllack+0x60>)
   8062e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80630:	f012 0f08 	tst.w	r2, #8
   80634:	d103      	bne.n	8063e <pmc_switch_mck_to_pllack+0x2a>
   80636:	3b01      	subs	r3, #1
   80638:	d1f9      	bne.n	8062e <pmc_switch_mck_to_pllack+0x1a>
   8063a:	2001      	movs	r0, #1
   8063c:	4770      	bx	lr
   8063e:	4a0d      	ldr	r2, [pc, #52]	; (80674 <pmc_switch_mck_to_pllack+0x60>)
   80640:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80642:	f023 0303 	bic.w	r3, r3, #3
   80646:	f043 0302 	orr.w	r3, r3, #2
   8064a:	6313      	str	r3, [r2, #48]	; 0x30
   8064c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8064e:	f013 0f08 	tst.w	r3, #8
   80652:	d10a      	bne.n	8066a <pmc_switch_mck_to_pllack+0x56>
   80654:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80658:	4906      	ldr	r1, [pc, #24]	; (80674 <pmc_switch_mck_to_pllack+0x60>)
   8065a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8065c:	f012 0f08 	tst.w	r2, #8
   80660:	d105      	bne.n	8066e <pmc_switch_mck_to_pllack+0x5a>
   80662:	3b01      	subs	r3, #1
   80664:	d1f9      	bne.n	8065a <pmc_switch_mck_to_pllack+0x46>
   80666:	2001      	movs	r0, #1
   80668:	4770      	bx	lr
   8066a:	2000      	movs	r0, #0
   8066c:	4770      	bx	lr
   8066e:	2000      	movs	r0, #0
   80670:	4770      	bx	lr
   80672:	bf00      	nop
   80674:	400e0600 	.word	0x400e0600

00080678 <pmc_switch_mainck_to_xtal>:
   80678:	b9c8      	cbnz	r0, 806ae <pmc_switch_mainck_to_xtal+0x36>
   8067a:	4a11      	ldr	r2, [pc, #68]	; (806c0 <pmc_switch_mainck_to_xtal+0x48>)
   8067c:	6a13      	ldr	r3, [r2, #32]
   8067e:	0209      	lsls	r1, r1, #8
   80680:	b289      	uxth	r1, r1
   80682:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80686:	f023 0303 	bic.w	r3, r3, #3
   8068a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8068e:	f043 0301 	orr.w	r3, r3, #1
   80692:	430b      	orrs	r3, r1
   80694:	6213      	str	r3, [r2, #32]
   80696:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80698:	f013 0f01 	tst.w	r3, #1
   8069c:	d0fb      	beq.n	80696 <pmc_switch_mainck_to_xtal+0x1e>
   8069e:	4a08      	ldr	r2, [pc, #32]	; (806c0 <pmc_switch_mainck_to_xtal+0x48>)
   806a0:	6a13      	ldr	r3, [r2, #32]
   806a2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806aa:	6213      	str	r3, [r2, #32]
   806ac:	4770      	bx	lr
   806ae:	4904      	ldr	r1, [pc, #16]	; (806c0 <pmc_switch_mainck_to_xtal+0x48>)
   806b0:	6a0b      	ldr	r3, [r1, #32]
   806b2:	4a04      	ldr	r2, [pc, #16]	; (806c4 <pmc_switch_mainck_to_xtal+0x4c>)
   806b4:	401a      	ands	r2, r3
   806b6:	4b04      	ldr	r3, [pc, #16]	; (806c8 <pmc_switch_mainck_to_xtal+0x50>)
   806b8:	4313      	orrs	r3, r2
   806ba:	620b      	str	r3, [r1, #32]
   806bc:	4770      	bx	lr
   806be:	bf00      	nop
   806c0:	400e0600 	.word	0x400e0600
   806c4:	fec8fffc 	.word	0xfec8fffc
   806c8:	01370002 	.word	0x01370002

000806cc <pmc_osc_is_ready_mainck>:
   806cc:	4b02      	ldr	r3, [pc, #8]	; (806d8 <pmc_osc_is_ready_mainck+0xc>)
   806ce:	6e98      	ldr	r0, [r3, #104]	; 0x68
   806d0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806d4:	4770      	bx	lr
   806d6:	bf00      	nop
   806d8:	400e0600 	.word	0x400e0600

000806dc <pmc_disable_pllack>:
   806dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806e0:	4b01      	ldr	r3, [pc, #4]	; (806e8 <pmc_disable_pllack+0xc>)
   806e2:	629a      	str	r2, [r3, #40]	; 0x28
   806e4:	4770      	bx	lr
   806e6:	bf00      	nop
   806e8:	400e0600 	.word	0x400e0600

000806ec <pmc_is_locked_pllack>:
   806ec:	4b02      	ldr	r3, [pc, #8]	; (806f8 <pmc_is_locked_pllack+0xc>)
   806ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
   806f0:	f000 0002 	and.w	r0, r0, #2
   806f4:	4770      	bx	lr
   806f6:	bf00      	nop
   806f8:	400e0600 	.word	0x400e0600

000806fc <pmc_enable_periph_clk>:
   806fc:	282c      	cmp	r0, #44	; 0x2c
   806fe:	d81e      	bhi.n	8073e <pmc_enable_periph_clk+0x42>
   80700:	281f      	cmp	r0, #31
   80702:	d80c      	bhi.n	8071e <pmc_enable_periph_clk+0x22>
   80704:	4b11      	ldr	r3, [pc, #68]	; (8074c <pmc_enable_periph_clk+0x50>)
   80706:	699a      	ldr	r2, [r3, #24]
   80708:	2301      	movs	r3, #1
   8070a:	4083      	lsls	r3, r0
   8070c:	4393      	bics	r3, r2
   8070e:	d018      	beq.n	80742 <pmc_enable_periph_clk+0x46>
   80710:	2301      	movs	r3, #1
   80712:	fa03 f000 	lsl.w	r0, r3, r0
   80716:	4b0d      	ldr	r3, [pc, #52]	; (8074c <pmc_enable_periph_clk+0x50>)
   80718:	6118      	str	r0, [r3, #16]
   8071a:	2000      	movs	r0, #0
   8071c:	4770      	bx	lr
   8071e:	3820      	subs	r0, #32
   80720:	4b0a      	ldr	r3, [pc, #40]	; (8074c <pmc_enable_periph_clk+0x50>)
   80722:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80726:	2301      	movs	r3, #1
   80728:	4083      	lsls	r3, r0
   8072a:	4393      	bics	r3, r2
   8072c:	d00b      	beq.n	80746 <pmc_enable_periph_clk+0x4a>
   8072e:	2301      	movs	r3, #1
   80730:	fa03 f000 	lsl.w	r0, r3, r0
   80734:	4b05      	ldr	r3, [pc, #20]	; (8074c <pmc_enable_periph_clk+0x50>)
   80736:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
   8073a:	2000      	movs	r0, #0
   8073c:	4770      	bx	lr
   8073e:	2001      	movs	r0, #1
   80740:	4770      	bx	lr
   80742:	2000      	movs	r0, #0
   80744:	4770      	bx	lr
   80746:	2000      	movs	r0, #0
   80748:	4770      	bx	lr
   8074a:	bf00      	nop
   8074c:	400e0600 	.word	0x400e0600

00080750 <tc_init>:
   80750:	b410      	push	{r4}
   80752:	0189      	lsls	r1, r1, #6
   80754:	1843      	adds	r3, r0, r1
   80756:	2402      	movs	r4, #2
   80758:	5044      	str	r4, [r0, r1]
   8075a:	f04f 31ff 	mov.w	r1, #4294967295
   8075e:	6299      	str	r1, [r3, #40]	; 0x28
   80760:	6a19      	ldr	r1, [r3, #32]
   80762:	605a      	str	r2, [r3, #4]
   80764:	bc10      	pop	{r4}
   80766:	4770      	bx	lr

00080768 <tc_start>:
   80768:	0189      	lsls	r1, r1, #6
   8076a:	2305      	movs	r3, #5
   8076c:	5043      	str	r3, [r0, r1]
   8076e:	4770      	bx	lr

00080770 <tc_write_ra>:
   80770:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80774:	614a      	str	r2, [r1, #20]
   80776:	4770      	bx	lr

00080778 <tc_write_rc>:
   80778:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8077c:	61ca      	str	r2, [r1, #28]
   8077e:	4770      	bx	lr

00080780 <tc_enable_interrupt>:
   80780:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80784:	624a      	str	r2, [r1, #36]	; 0x24
   80786:	4770      	bx	lr

00080788 <twi_set_speed>:
   80788:	4b2a      	ldr	r3, [pc, #168]	; (80834 <twi_set_speed+0xac>)
   8078a:	4299      	cmp	r1, r3
   8078c:	d849      	bhi.n	80822 <twi_set_speed+0x9a>
   8078e:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
   80792:	4299      	cmp	r1, r3
   80794:	d92b      	bls.n	807ee <twi_set_speed+0x66>
   80796:	b410      	push	{r4}
   80798:	4c27      	ldr	r4, [pc, #156]	; (80838 <twi_set_speed+0xb0>)
   8079a:	fba4 3402 	umull	r3, r4, r4, r2
   8079e:	0ba4      	lsrs	r4, r4, #14
   807a0:	3c04      	subs	r4, #4
   807a2:	4b26      	ldr	r3, [pc, #152]	; (8083c <twi_set_speed+0xb4>)
   807a4:	440b      	add	r3, r1
   807a6:	009b      	lsls	r3, r3, #2
   807a8:	fbb2 f2f3 	udiv	r2, r2, r3
   807ac:	3a04      	subs	r2, #4
   807ae:	2cff      	cmp	r4, #255	; 0xff
   807b0:	d939      	bls.n	80826 <twi_set_speed+0x9e>
   807b2:	2100      	movs	r1, #0
   807b4:	3101      	adds	r1, #1
   807b6:	0864      	lsrs	r4, r4, #1
   807b8:	2cff      	cmp	r4, #255	; 0xff
   807ba:	d90d      	bls.n	807d8 <twi_set_speed+0x50>
   807bc:	2907      	cmp	r1, #7
   807be:	d1f9      	bne.n	807b4 <twi_set_speed+0x2c>
   807c0:	0213      	lsls	r3, r2, #8
   807c2:	b29b      	uxth	r3, r3
   807c4:	0409      	lsls	r1, r1, #16
   807c6:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
   807ca:	430b      	orrs	r3, r1
   807cc:	b2e4      	uxtb	r4, r4
   807ce:	4323      	orrs	r3, r4
   807d0:	6103      	str	r3, [r0, #16]
   807d2:	2000      	movs	r0, #0
   807d4:	bc10      	pop	{r4}
   807d6:	4770      	bx	lr
   807d8:	2aff      	cmp	r2, #255	; 0xff
   807da:	d9f1      	bls.n	807c0 <twi_set_speed+0x38>
   807dc:	2906      	cmp	r1, #6
   807de:	d8ef      	bhi.n	807c0 <twi_set_speed+0x38>
   807e0:	3101      	adds	r1, #1
   807e2:	0852      	lsrs	r2, r2, #1
   807e4:	2aff      	cmp	r2, #255	; 0xff
   807e6:	d9eb      	bls.n	807c0 <twi_set_speed+0x38>
   807e8:	2906      	cmp	r1, #6
   807ea:	d9f9      	bls.n	807e0 <twi_set_speed+0x58>
   807ec:	e7e8      	b.n	807c0 <twi_set_speed+0x38>
   807ee:	0049      	lsls	r1, r1, #1
   807f0:	fbb2 f2f1 	udiv	r2, r2, r1
   807f4:	3a04      	subs	r2, #4
   807f6:	2aff      	cmp	r2, #255	; 0xff
   807f8:	d911      	bls.n	8081e <twi_set_speed+0x96>
   807fa:	2300      	movs	r3, #0
   807fc:	3301      	adds	r3, #1
   807fe:	0852      	lsrs	r2, r2, #1
   80800:	2aff      	cmp	r2, #255	; 0xff
   80802:	d901      	bls.n	80808 <twi_set_speed+0x80>
   80804:	2b07      	cmp	r3, #7
   80806:	d1f9      	bne.n	807fc <twi_set_speed+0x74>
   80808:	0211      	lsls	r1, r2, #8
   8080a:	b289      	uxth	r1, r1
   8080c:	041b      	lsls	r3, r3, #16
   8080e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   80812:	430b      	orrs	r3, r1
   80814:	b2d2      	uxtb	r2, r2
   80816:	431a      	orrs	r2, r3
   80818:	6102      	str	r2, [r0, #16]
   8081a:	2000      	movs	r0, #0
   8081c:	4770      	bx	lr
   8081e:	2300      	movs	r3, #0
   80820:	e7f2      	b.n	80808 <twi_set_speed+0x80>
   80822:	2001      	movs	r0, #1
   80824:	4770      	bx	lr
   80826:	2aff      	cmp	r2, #255	; 0xff
   80828:	bf88      	it	hi
   8082a:	2100      	movhi	r1, #0
   8082c:	d8d8      	bhi.n	807e0 <twi_set_speed+0x58>
   8082e:	2100      	movs	r1, #0
   80830:	e7c6      	b.n	807c0 <twi_set_speed+0x38>
   80832:	bf00      	nop
   80834:	00061a80 	.word	0x00061a80
   80838:	057619f1 	.word	0x057619f1
   8083c:	3ffd1200 	.word	0x3ffd1200

00080840 <twi_master_init>:
   80840:	b538      	push	{r3, r4, r5, lr}
   80842:	4604      	mov	r4, r0
   80844:	460d      	mov	r5, r1
   80846:	f04f 33ff 	mov.w	r3, #4294967295
   8084a:	6283      	str	r3, [r0, #40]	; 0x28
   8084c:	6a03      	ldr	r3, [r0, #32]
   8084e:	2380      	movs	r3, #128	; 0x80
   80850:	6003      	str	r3, [r0, #0]
   80852:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80854:	2308      	movs	r3, #8
   80856:	6003      	str	r3, [r0, #0]
   80858:	2320      	movs	r3, #32
   8085a:	6003      	str	r3, [r0, #0]
   8085c:	2304      	movs	r3, #4
   8085e:	6003      	str	r3, [r0, #0]
   80860:	680a      	ldr	r2, [r1, #0]
   80862:	6849      	ldr	r1, [r1, #4]
   80864:	4b05      	ldr	r3, [pc, #20]	; (8087c <twi_master_init+0x3c>)
   80866:	4798      	blx	r3
   80868:	2801      	cmp	r0, #1
   8086a:	bf14      	ite	ne
   8086c:	2000      	movne	r0, #0
   8086e:	2001      	moveq	r0, #1
   80870:	7a6b      	ldrb	r3, [r5, #9]
   80872:	2b01      	cmp	r3, #1
   80874:	bf04      	itt	eq
   80876:	2340      	moveq	r3, #64	; 0x40
   80878:	6023      	streq	r3, [r4, #0]
   8087a:	bd38      	pop	{r3, r4, r5, pc}
   8087c:	00080789 	.word	0x00080789

00080880 <twi_mk_addr>:
   80880:	460a      	mov	r2, r1
   80882:	b159      	cbz	r1, 8089c <twi_mk_addr+0x1c>
   80884:	7803      	ldrb	r3, [r0, #0]
   80886:	2901      	cmp	r1, #1
   80888:	bfc4      	itt	gt
   8088a:	7841      	ldrbgt	r1, [r0, #1]
   8088c:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
   80890:	2a02      	cmp	r2, #2
   80892:	dd04      	ble.n	8089e <twi_mk_addr+0x1e>
   80894:	7882      	ldrb	r2, [r0, #2]
   80896:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   8089a:	e000      	b.n	8089e <twi_mk_addr+0x1e>
   8089c:	2300      	movs	r3, #0
   8089e:	4618      	mov	r0, r3
   808a0:	4770      	bx	lr
	...

000808a4 <twi_master_read>:
   808a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   808a6:	68cc      	ldr	r4, [r1, #12]
   808a8:	2c00      	cmp	r4, #0
   808aa:	d04f      	beq.n	8094c <twi_master_read+0xa8>
   808ac:	460b      	mov	r3, r1
   808ae:	4605      	mov	r5, r0
   808b0:	688e      	ldr	r6, [r1, #8]
   808b2:	2000      	movs	r0, #0
   808b4:	6068      	str	r0, [r5, #4]
   808b6:	684a      	ldr	r2, [r1, #4]
   808b8:	0212      	lsls	r2, r2, #8
   808ba:	f402 7240 	and.w	r2, r2, #768	; 0x300
   808be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   808c2:	7c09      	ldrb	r1, [r1, #16]
   808c4:	0409      	lsls	r1, r1, #16
   808c6:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
   808ca:	430a      	orrs	r2, r1
   808cc:	606a      	str	r2, [r5, #4]
   808ce:	60e8      	str	r0, [r5, #12]
   808d0:	6859      	ldr	r1, [r3, #4]
   808d2:	4618      	mov	r0, r3
   808d4:	4b22      	ldr	r3, [pc, #136]	; (80960 <twi_master_read+0xbc>)
   808d6:	4798      	blx	r3
   808d8:	60e8      	str	r0, [r5, #12]
   808da:	2c01      	cmp	r4, #1
   808dc:	d00f      	beq.n	808fe <twi_master_read+0x5a>
   808de:	2301      	movs	r3, #1
   808e0:	602b      	str	r3, [r5, #0]
   808e2:	2000      	movs	r0, #0
   808e4:	6a2b      	ldr	r3, [r5, #32]
   808e6:	f413 7f80 	tst.w	r3, #256	; 0x100
   808ea:	d136      	bne.n	8095a <twi_master_read+0xb6>
   808ec:	f643 2197 	movw	r1, #14999	; 0x3a97
   808f0:	f643 2798 	movw	r7, #15000	; 0x3a98
   808f4:	f04f 0e01 	mov.w	lr, #1
   808f8:	f04f 0c02 	mov.w	ip, #2
   808fc:	e019      	b.n	80932 <twi_master_read+0x8e>
   808fe:	2303      	movs	r3, #3
   80900:	602b      	str	r3, [r5, #0]
   80902:	2001      	movs	r0, #1
   80904:	e7ee      	b.n	808e4 <twi_master_read+0x40>
   80906:	460a      	mov	r2, r1
   80908:	4670      	mov	r0, lr
   8090a:	e00c      	b.n	80926 <twi_master_read+0x82>
   8090c:	b908      	cbnz	r0, 80912 <twi_master_read+0x6e>
   8090e:	f8c5 c000 	str.w	ip, [r5]
   80912:	f013 0f02 	tst.w	r3, #2
   80916:	d0f6      	beq.n	80906 <twi_master_read+0x62>
   80918:	4670      	mov	r0, lr
   8091a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8091c:	7033      	strb	r3, [r6, #0]
   8091e:	3c01      	subs	r4, #1
   80920:	3601      	adds	r6, #1
   80922:	463a      	mov	r2, r7
   80924:	b164      	cbz	r4, 80940 <twi_master_read+0x9c>
   80926:	6a2b      	ldr	r3, [r5, #32]
   80928:	f413 7f80 	tst.w	r3, #256	; 0x100
   8092c:	d111      	bne.n	80952 <twi_master_read+0xae>
   8092e:	1e51      	subs	r1, r2, #1
   80930:	b18a      	cbz	r2, 80956 <twi_master_read+0xb2>
   80932:	2c01      	cmp	r4, #1
   80934:	d0ea      	beq.n	8090c <twi_master_read+0x68>
   80936:	f013 0f02 	tst.w	r3, #2
   8093a:	d1ee      	bne.n	8091a <twi_master_read+0x76>
   8093c:	460a      	mov	r2, r1
   8093e:	e7f1      	b.n	80924 <twi_master_read+0x80>
   80940:	6a2b      	ldr	r3, [r5, #32]
   80942:	f013 0f01 	tst.w	r3, #1
   80946:	d0fb      	beq.n	80940 <twi_master_read+0x9c>
   80948:	6a2b      	ldr	r3, [r5, #32]
   8094a:	e000      	b.n	8094e <twi_master_read+0xaa>
   8094c:	2401      	movs	r4, #1
   8094e:	4620      	mov	r0, r4
   80950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80952:	2405      	movs	r4, #5
   80954:	e7fb      	b.n	8094e <twi_master_read+0xaa>
   80956:	2409      	movs	r4, #9
   80958:	e7f9      	b.n	8094e <twi_master_read+0xaa>
   8095a:	2405      	movs	r4, #5
   8095c:	e7f7      	b.n	8094e <twi_master_read+0xaa>
   8095e:	bf00      	nop
   80960:	00080881 	.word	0x00080881

00080964 <twi_master_write>:
   80964:	b570      	push	{r4, r5, r6, lr}
   80966:	68cd      	ldr	r5, [r1, #12]
   80968:	2d00      	cmp	r5, #0
   8096a:	d035      	beq.n	809d8 <twi_master_write+0x74>
   8096c:	460b      	mov	r3, r1
   8096e:	4604      	mov	r4, r0
   80970:	688e      	ldr	r6, [r1, #8]
   80972:	2000      	movs	r0, #0
   80974:	6060      	str	r0, [r4, #4]
   80976:	7c0a      	ldrb	r2, [r1, #16]
   80978:	0412      	lsls	r2, r2, #16
   8097a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
   8097e:	6849      	ldr	r1, [r1, #4]
   80980:	0209      	lsls	r1, r1, #8
   80982:	f401 7140 	and.w	r1, r1, #768	; 0x300
   80986:	430a      	orrs	r2, r1
   80988:	6062      	str	r2, [r4, #4]
   8098a:	60e0      	str	r0, [r4, #12]
   8098c:	6859      	ldr	r1, [r3, #4]
   8098e:	4618      	mov	r0, r3
   80990:	4b15      	ldr	r3, [pc, #84]	; (809e8 <twi_master_write+0x84>)
   80992:	4798      	blx	r3
   80994:	60e0      	str	r0, [r4, #12]
   80996:	6a23      	ldr	r3, [r4, #32]
   80998:	f413 7f80 	tst.w	r3, #256	; 0x100
   8099c:	d006      	beq.n	809ac <twi_master_write+0x48>
   8099e:	2505      	movs	r5, #5
   809a0:	e01b      	b.n	809da <twi_master_write+0x76>
   809a2:	b15d      	cbz	r5, 809bc <twi_master_write+0x58>
   809a4:	6a23      	ldr	r3, [r4, #32]
   809a6:	f413 7f80 	tst.w	r3, #256	; 0x100
   809aa:	d118      	bne.n	809de <twi_master_write+0x7a>
   809ac:	f013 0f04 	tst.w	r3, #4
   809b0:	d0f7      	beq.n	809a2 <twi_master_write+0x3e>
   809b2:	7833      	ldrb	r3, [r6, #0]
   809b4:	6363      	str	r3, [r4, #52]	; 0x34
   809b6:	3d01      	subs	r5, #1
   809b8:	3601      	adds	r6, #1
   809ba:	e7f2      	b.n	809a2 <twi_master_write+0x3e>
   809bc:	6a23      	ldr	r3, [r4, #32]
   809be:	f413 7f80 	tst.w	r3, #256	; 0x100
   809c2:	d10e      	bne.n	809e2 <twi_master_write+0x7e>
   809c4:	f013 0f04 	tst.w	r3, #4
   809c8:	d0f8      	beq.n	809bc <twi_master_write+0x58>
   809ca:	2302      	movs	r3, #2
   809cc:	6023      	str	r3, [r4, #0]
   809ce:	6a23      	ldr	r3, [r4, #32]
   809d0:	f013 0f01 	tst.w	r3, #1
   809d4:	d0fb      	beq.n	809ce <twi_master_write+0x6a>
   809d6:	e000      	b.n	809da <twi_master_write+0x76>
   809d8:	2501      	movs	r5, #1
   809da:	4628      	mov	r0, r5
   809dc:	bd70      	pop	{r4, r5, r6, pc}
   809de:	2505      	movs	r5, #5
   809e0:	e7fb      	b.n	809da <twi_master_write+0x76>
   809e2:	2505      	movs	r5, #5
   809e4:	e7f9      	b.n	809da <twi_master_write+0x76>
   809e6:	bf00      	nop
   809e8:	00080881 	.word	0x00080881

000809ec <Dummy_Handler>:
   809ec:	e7fe      	b.n	809ec <Dummy_Handler>
	...

000809f0 <Reset_Handler>:
   809f0:	b508      	push	{r3, lr}
   809f2:	4b1c      	ldr	r3, [pc, #112]	; (80a64 <Reset_Handler+0x74>)
   809f4:	4a1c      	ldr	r2, [pc, #112]	; (80a68 <Reset_Handler+0x78>)
   809f6:	429a      	cmp	r2, r3
   809f8:	d010      	beq.n	80a1c <Reset_Handler+0x2c>
   809fa:	4b1c      	ldr	r3, [pc, #112]	; (80a6c <Reset_Handler+0x7c>)
   809fc:	4a19      	ldr	r2, [pc, #100]	; (80a64 <Reset_Handler+0x74>)
   809fe:	429a      	cmp	r2, r3
   80a00:	d20c      	bcs.n	80a1c <Reset_Handler+0x2c>
   80a02:	3b01      	subs	r3, #1
   80a04:	1a9b      	subs	r3, r3, r2
   80a06:	f023 0303 	bic.w	r3, r3, #3
   80a0a:	3304      	adds	r3, #4
   80a0c:	4413      	add	r3, r2
   80a0e:	4916      	ldr	r1, [pc, #88]	; (80a68 <Reset_Handler+0x78>)
   80a10:	f851 0b04 	ldr.w	r0, [r1], #4
   80a14:	f842 0b04 	str.w	r0, [r2], #4
   80a18:	429a      	cmp	r2, r3
   80a1a:	d1f9      	bne.n	80a10 <Reset_Handler+0x20>
   80a1c:	4b14      	ldr	r3, [pc, #80]	; (80a70 <Reset_Handler+0x80>)
   80a1e:	4a15      	ldr	r2, [pc, #84]	; (80a74 <Reset_Handler+0x84>)
   80a20:	429a      	cmp	r2, r3
   80a22:	d20a      	bcs.n	80a3a <Reset_Handler+0x4a>
   80a24:	3b01      	subs	r3, #1
   80a26:	1a9b      	subs	r3, r3, r2
   80a28:	f023 0303 	bic.w	r3, r3, #3
   80a2c:	3304      	adds	r3, #4
   80a2e:	4413      	add	r3, r2
   80a30:	2100      	movs	r1, #0
   80a32:	f842 1b04 	str.w	r1, [r2], #4
   80a36:	4293      	cmp	r3, r2
   80a38:	d1fb      	bne.n	80a32 <Reset_Handler+0x42>
   80a3a:	4b0f      	ldr	r3, [pc, #60]	; (80a78 <Reset_Handler+0x88>)
   80a3c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80a40:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80a44:	490d      	ldr	r1, [pc, #52]	; (80a7c <Reset_Handler+0x8c>)
   80a46:	608a      	str	r2, [r1, #8]
   80a48:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80a4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80a50:	d203      	bcs.n	80a5a <Reset_Handler+0x6a>
   80a52:	688b      	ldr	r3, [r1, #8]
   80a54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80a58:	608b      	str	r3, [r1, #8]
   80a5a:	4b09      	ldr	r3, [pc, #36]	; (80a80 <Reset_Handler+0x90>)
   80a5c:	4798      	blx	r3
   80a5e:	4b09      	ldr	r3, [pc, #36]	; (80a84 <Reset_Handler+0x94>)
   80a60:	4798      	blx	r3
   80a62:	e7fe      	b.n	80a62 <Reset_Handler+0x72>
   80a64:	20070000 	.word	0x20070000
   80a68:	00084570 	.word	0x00084570
   80a6c:	20070970 	.word	0x20070970
   80a70:	20072290 	.word	0x20072290
   80a74:	20070970 	.word	0x20070970
   80a78:	00080000 	.word	0x00080000
   80a7c:	e000ed00 	.word	0xe000ed00
   80a80:	00083a25 	.word	0x00083a25
   80a84:	00082d69 	.word	0x00082d69

00080a88 <SystemCoreClockUpdate>:
   80a88:	4b3d      	ldr	r3, [pc, #244]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80a8c:	f003 0303 	and.w	r3, r3, #3
   80a90:	2b03      	cmp	r3, #3
   80a92:	d80e      	bhi.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80a94:	e8df f003 	tbb	[pc, r3]
   80a98:	38381c02 	.word	0x38381c02
   80a9c:	4b39      	ldr	r3, [pc, #228]	; (80b84 <SystemCoreClockUpdate+0xfc>)
   80a9e:	695b      	ldr	r3, [r3, #20]
   80aa0:	f013 0f80 	tst.w	r3, #128	; 0x80
   80aa4:	bf14      	ite	ne
   80aa6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
   80aaa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80aae:	4b36      	ldr	r3, [pc, #216]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80ab0:	601a      	str	r2, [r3, #0]
   80ab2:	4b33      	ldr	r3, [pc, #204]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ab6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80aba:	2b70      	cmp	r3, #112	; 0x70
   80abc:	d057      	beq.n	80b6e <SystemCoreClockUpdate+0xe6>
   80abe:	4b30      	ldr	r3, [pc, #192]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80ac2:	4931      	ldr	r1, [pc, #196]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80ac4:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80ac8:	680b      	ldr	r3, [r1, #0]
   80aca:	40d3      	lsrs	r3, r2
   80acc:	600b      	str	r3, [r1, #0]
   80ace:	4770      	bx	lr
   80ad0:	4b2b      	ldr	r3, [pc, #172]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80ad2:	6a1b      	ldr	r3, [r3, #32]
   80ad4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ad8:	d003      	beq.n	80ae2 <SystemCoreClockUpdate+0x5a>
   80ada:	4a2c      	ldr	r2, [pc, #176]	; (80b8c <SystemCoreClockUpdate+0x104>)
   80adc:	4b2a      	ldr	r3, [pc, #168]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80ade:	601a      	str	r2, [r3, #0]
   80ae0:	e7e7      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80ae2:	4a2b      	ldr	r2, [pc, #172]	; (80b90 <SystemCoreClockUpdate+0x108>)
   80ae4:	4b28      	ldr	r3, [pc, #160]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80ae6:	601a      	str	r2, [r3, #0]
   80ae8:	4b25      	ldr	r3, [pc, #148]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80aea:	6a1b      	ldr	r3, [r3, #32]
   80aec:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80af0:	2b10      	cmp	r3, #16
   80af2:	d005      	beq.n	80b00 <SystemCoreClockUpdate+0x78>
   80af4:	2b20      	cmp	r3, #32
   80af6:	d1dc      	bne.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80af8:	4a24      	ldr	r2, [pc, #144]	; (80b8c <SystemCoreClockUpdate+0x104>)
   80afa:	4b23      	ldr	r3, [pc, #140]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80afc:	601a      	str	r2, [r3, #0]
   80afe:	e7d8      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80b00:	4a24      	ldr	r2, [pc, #144]	; (80b94 <SystemCoreClockUpdate+0x10c>)
   80b02:	4b21      	ldr	r3, [pc, #132]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b04:	601a      	str	r2, [r3, #0]
   80b06:	e7d4      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80b08:	4b1d      	ldr	r3, [pc, #116]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80b0a:	6a1b      	ldr	r3, [r3, #32]
   80b0c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b10:	d00c      	beq.n	80b2c <SystemCoreClockUpdate+0xa4>
   80b12:	4a1e      	ldr	r2, [pc, #120]	; (80b8c <SystemCoreClockUpdate+0x104>)
   80b14:	4b1c      	ldr	r3, [pc, #112]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b16:	601a      	str	r2, [r3, #0]
   80b18:	4b19      	ldr	r3, [pc, #100]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b1c:	f003 0303 	and.w	r3, r3, #3
   80b20:	2b02      	cmp	r3, #2
   80b22:	d016      	beq.n	80b52 <SystemCoreClockUpdate+0xca>
   80b24:	4a1c      	ldr	r2, [pc, #112]	; (80b98 <SystemCoreClockUpdate+0x110>)
   80b26:	4b18      	ldr	r3, [pc, #96]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b28:	601a      	str	r2, [r3, #0]
   80b2a:	e7c2      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80b2c:	4a18      	ldr	r2, [pc, #96]	; (80b90 <SystemCoreClockUpdate+0x108>)
   80b2e:	4b16      	ldr	r3, [pc, #88]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b30:	601a      	str	r2, [r3, #0]
   80b32:	4b13      	ldr	r3, [pc, #76]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80b34:	6a1b      	ldr	r3, [r3, #32]
   80b36:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b3a:	2b10      	cmp	r3, #16
   80b3c:	d005      	beq.n	80b4a <SystemCoreClockUpdate+0xc2>
   80b3e:	2b20      	cmp	r3, #32
   80b40:	d1ea      	bne.n	80b18 <SystemCoreClockUpdate+0x90>
   80b42:	4a12      	ldr	r2, [pc, #72]	; (80b8c <SystemCoreClockUpdate+0x104>)
   80b44:	4b10      	ldr	r3, [pc, #64]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b46:	601a      	str	r2, [r3, #0]
   80b48:	e7e6      	b.n	80b18 <SystemCoreClockUpdate+0x90>
   80b4a:	4a12      	ldr	r2, [pc, #72]	; (80b94 <SystemCoreClockUpdate+0x10c>)
   80b4c:	4b0e      	ldr	r3, [pc, #56]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b4e:	601a      	str	r2, [r3, #0]
   80b50:	e7e2      	b.n	80b18 <SystemCoreClockUpdate+0x90>
   80b52:	4a0b      	ldr	r2, [pc, #44]	; (80b80 <SystemCoreClockUpdate+0xf8>)
   80b54:	6a91      	ldr	r1, [r2, #40]	; 0x28
   80b56:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80b58:	480b      	ldr	r0, [pc, #44]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b5a:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80b5e:	6803      	ldr	r3, [r0, #0]
   80b60:	fb01 3303 	mla	r3, r1, r3, r3
   80b64:	b2d2      	uxtb	r2, r2
   80b66:	fbb3 f3f2 	udiv	r3, r3, r2
   80b6a:	6003      	str	r3, [r0, #0]
   80b6c:	e7a1      	b.n	80ab2 <SystemCoreClockUpdate+0x2a>
   80b6e:	4a06      	ldr	r2, [pc, #24]	; (80b88 <SystemCoreClockUpdate+0x100>)
   80b70:	6813      	ldr	r3, [r2, #0]
   80b72:	490a      	ldr	r1, [pc, #40]	; (80b9c <SystemCoreClockUpdate+0x114>)
   80b74:	fba1 1303 	umull	r1, r3, r1, r3
   80b78:	085b      	lsrs	r3, r3, #1
   80b7a:	6013      	str	r3, [r2, #0]
   80b7c:	4770      	bx	lr
   80b7e:	bf00      	nop
   80b80:	400e0600 	.word	0x400e0600
   80b84:	400e1a10 	.word	0x400e1a10
   80b88:	2007012c 	.word	0x2007012c
   80b8c:	00b71b00 	.word	0x00b71b00
   80b90:	003d0900 	.word	0x003d0900
   80b94:	007a1200 	.word	0x007a1200
   80b98:	0e4e1c00 	.word	0x0e4e1c00
   80b9c:	aaaaaaab 	.word	0xaaaaaaab

00080ba0 <_sbrk>:
   80ba0:	4b0a      	ldr	r3, [pc, #40]	; (80bcc <_sbrk+0x2c>)
   80ba2:	681b      	ldr	r3, [r3, #0]
   80ba4:	b153      	cbz	r3, 80bbc <_sbrk+0x1c>
   80ba6:	4b09      	ldr	r3, [pc, #36]	; (80bcc <_sbrk+0x2c>)
   80ba8:	681b      	ldr	r3, [r3, #0]
   80baa:	181a      	adds	r2, r3, r0
   80bac:	4908      	ldr	r1, [pc, #32]	; (80bd0 <_sbrk+0x30>)
   80bae:	4291      	cmp	r1, r2
   80bb0:	db08      	blt.n	80bc4 <_sbrk+0x24>
   80bb2:	4610      	mov	r0, r2
   80bb4:	4a05      	ldr	r2, [pc, #20]	; (80bcc <_sbrk+0x2c>)
   80bb6:	6010      	str	r0, [r2, #0]
   80bb8:	4618      	mov	r0, r3
   80bba:	4770      	bx	lr
   80bbc:	4a05      	ldr	r2, [pc, #20]	; (80bd4 <_sbrk+0x34>)
   80bbe:	4b03      	ldr	r3, [pc, #12]	; (80bcc <_sbrk+0x2c>)
   80bc0:	601a      	str	r2, [r3, #0]
   80bc2:	e7f0      	b.n	80ba6 <_sbrk+0x6>
   80bc4:	f04f 30ff 	mov.w	r0, #4294967295
   80bc8:	4770      	bx	lr
   80bca:	bf00      	nop
   80bcc:	2007098c 	.word	0x2007098c
   80bd0:	20087ffc 	.word	0x20087ffc
   80bd4:	20074290 	.word	0x20074290

00080bd8 <adc_initialize>:

#include "ADC.h" 

/* A global Analog to Digital Controller initialization function */
void adc_initialize(void)
{
   80bd8:	b570      	push	{r4, r5, r6, lr}
	pmc_enable_periph_clk(ID_ADC);
   80bda:	2025      	movs	r0, #37	; 0x25
   80bdc:	4b19      	ldr	r3, [pc, #100]	; (80c44 <adc_initialize+0x6c>)
   80bde:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), ADC_FREQ_MIN, ADC_STARTUP_TIME_4);
   80be0:	4c19      	ldr	r4, [pc, #100]	; (80c48 <adc_initialize+0x70>)
   80be2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
   80be6:	4a19      	ldr	r2, [pc, #100]	; (80c4c <adc_initialize+0x74>)
   80be8:	4919      	ldr	r1, [pc, #100]	; (80c50 <adc_initialize+0x78>)
   80bea:	4620      	mov	r0, r4
   80bec:	4d19      	ldr	r5, [pc, #100]	; (80c54 <adc_initialize+0x7c>)
   80bee:	47a8      	blx	r5
	adc_configure_timing(ADC, 1, ADC_SETTLING_TIME_3, 1);
   80bf0:	2301      	movs	r3, #1
   80bf2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80bf6:	4619      	mov	r1, r3
   80bf8:	4620      	mov	r0, r4
   80bfa:	4d17      	ldr	r5, [pc, #92]	; (80c58 <adc_initialize+0x80>)
   80bfc:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80bfe:	2110      	movs	r1, #16
   80c00:	4620      	mov	r0, r4
   80c02:	4b16      	ldr	r3, [pc, #88]	; (80c5c <adc_initialize+0x84>)
   80c04:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, ADC_MR_FREERUN_OFF);
   80c06:	2200      	movs	r2, #0
   80c08:	4611      	mov	r1, r2
   80c0a:	4620      	mov	r0, r4
   80c0c:	4b14      	ldr	r3, [pc, #80]	; (80c60 <adc_initialize+0x88>)
   80c0e:	4798      	blx	r3
	adc_enable_tag(ADC);
   80c10:	4620      	mov	r0, r4
   80c12:	4b14      	ldr	r3, [pc, #80]	; (80c64 <adc_initialize+0x8c>)
   80c14:	4798      	blx	r3
   80c16:	2300      	movs	r3, #0

	// Initialize data arrays
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
	{
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
			AdcChannels[i] = 0;
   80c18:	4e13      	ldr	r6, [pc, #76]	; (80c68 <adc_initialize+0x90>)
   80c1a:	461a      	mov	r2, r3
		for (uint16_t j = 0; j < ADC_MEDIAN_FILTER_LENGTH; j++)
			AdcData[i][j] = 0;
   80c1c:	4c13      	ldr	r4, [pc, #76]	; (80c6c <adc_initialize+0x94>)
		AdcMedianCounter[i] = 0;
   80c1e:	4d14      	ldr	r5, [pc, #80]	; (80c70 <adc_initialize+0x98>)
		if (i < NR_OF_ACTIVE_ADC_CHANNELS)
   80c20:	b2d9      	uxtb	r1, r3
   80c22:	2906      	cmp	r1, #6
			AdcChannels[i] = 0;
   80c24:	bf98      	it	ls
   80c26:	54f2      	strbls	r2, [r6, r3]
			AdcData[i][j] = 0;
   80c28:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   80c2c:	eb04 0140 	add.w	r1, r4, r0, lsl #1
   80c30:	f824 2010 	strh.w	r2, [r4, r0, lsl #1]
   80c34:	804a      	strh	r2, [r1, #2]
   80c36:	808a      	strh	r2, [r1, #4]
		AdcMedianCounter[i] = 0;
   80c38:	54ea      	strb	r2, [r5, r3]
   80c3a:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < MAX_NR_OF_ADC_CHANNELS; i++)
   80c3c:	2b0f      	cmp	r3, #15
   80c3e:	d1ef      	bne.n	80c20 <adc_initialize+0x48>
	}

	
}
   80c40:	bd70      	pop	{r4, r5, r6, pc}
   80c42:	bf00      	nop
   80c44:	000806fd 	.word	0x000806fd
   80c48:	400c0000 	.word	0x400c0000
   80c4c:	000f4240 	.word	0x000f4240
   80c50:	0a037a00 	.word	0x0a037a00
   80c54:	00080279 	.word	0x00080279
   80c58:	000802cb 	.word	0x000802cb
   80c5c:	000802ad 	.word	0x000802ad
   80c60:	000802bd 	.word	0x000802bd
   80c64:	000802f7 	.word	0x000802f7
   80c68:	20071dc0 	.word	0x20071dc0
   80c6c:	200718bc 	.word	0x200718bc
   80c70:	20071924 	.word	0x20071924

00080c74 <adc_turn_on_multiple_channels>:
/* A global turn on ADC channels function, remember to define how many channels are used */
void adc_turn_on_multiple_channels (uint8_t ChannelNumber[NR_OF_ACTIVE_ADC_CHANNELS], uint8_t EnableAdcInterrupt, uint8_t AdcInterruptPriority)
{
   80c74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80c78:	468a      	mov	sl, r1
   80c7a:	4693      	mov	fp, r2
   80c7c:	4681      	mov	r9, r0
   80c7e:	f100 0807 	add.w	r8, r0, #7
   80c82:	4604      	mov	r4, r0
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
		// Turn on each described channel
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c84:	4f0d      	ldr	r7, [pc, #52]	; (80cbc <adc_turn_on_multiple_channels+0x48>)
   80c86:	4e0e      	ldr	r6, [pc, #56]	; (80cc0 <adc_turn_on_multiple_channels+0x4c>)
		// Store the channel numbers for interrupts
		AdcChannels[i] = ChannelNumber[i];	
   80c88:	4d0e      	ldr	r5, [pc, #56]	; (80cc4 <adc_turn_on_multiple_channels+0x50>)
		adc_enable_channel(ADC, ChannelNumber[i]);
   80c8a:	7821      	ldrb	r1, [r4, #0]
   80c8c:	4638      	mov	r0, r7
   80c8e:	47b0      	blx	r6
   80c90:	eba4 0309 	sub.w	r3, r4, r9
		AdcChannels[i] = ChannelNumber[i];	
   80c94:	f814 2b01 	ldrb.w	r2, [r4], #1
   80c98:	54ea      	strb	r2, [r5, r3]
	for (uint8_t i = 0; i < NR_OF_ACTIVE_ADC_CHANNELS; i++){
   80c9a:	4544      	cmp	r4, r8
   80c9c:	d1f5      	bne.n	80c8a <adc_turn_on_multiple_channels+0x16>
		//uart_print_string("Channel: "); uart_print_int(channel_number[i]);
	}
	if (EnableAdcInterrupt)
   80c9e:	f1ba 0f00 	cmp.w	sl, #0
   80ca2:	d101      	bne.n	80ca8 <adc_turn_on_multiple_channels+0x34>
   80ca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	{
		adc_enable_interrupt(ADC, ADC_IER_DRDY);
   80ca8:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
   80cac:	4803      	ldr	r0, [pc, #12]	; (80cbc <adc_turn_on_multiple_channels+0x48>)
   80cae:	4b06      	ldr	r3, [pc, #24]	; (80cc8 <adc_turn_on_multiple_channels+0x54>)
   80cb0:	4798      	blx	r3
		interrupts_enable_interrupt_vector(ADC_IRQn, AdcInterruptPriority);
   80cb2:	4659      	mov	r1, fp
   80cb4:	2025      	movs	r0, #37	; 0x25
   80cb6:	4b05      	ldr	r3, [pc, #20]	; (80ccc <adc_turn_on_multiple_channels+0x58>)
   80cb8:	4798      	blx	r3
	}
}
   80cba:	e7f3      	b.n	80ca4 <adc_turn_on_multiple_channels+0x30>
   80cbc:	400c0000 	.word	0x400c0000
   80cc0:	000802ed 	.word	0x000802ed
   80cc4:	20071dc0 	.word	0x20071dc0
   80cc8:	00080301 	.word	0x00080301
   80ccc:	000817b9 	.word	0x000817b9

00080cd0 <ADC_Handler>:

void ADC_Handler(void)
{
   80cd0:	b410      	push	{r4}
	7 6 5 4 3 2 1 0
	     LDATA   
	CHNB: Channel number
	LDATA: Last Data Converted */
	/************************************************************************/
	uint16_t Result = ADC->ADC_LCDR; //Last converted data register
   80cd2:	4b0f      	ldr	r3, [pc, #60]	; (80d10 <ADC_Handler+0x40>)
   80cd4:	6a1b      	ldr	r3, [r3, #32]
   80cd6:	b29b      	uxth	r3, r3
	uint16_t ChannelNumber = ((Result & 0xF000) >> 12);
	AdcData[ChannelNumber][AdcMedianCounter[ChannelNumber]] = (0x0FFF & Result); // Discard channel number from results
   80cd8:	0b19      	lsrs	r1, r3, #12
   80cda:	480e      	ldr	r0, [pc, #56]	; (80d14 <ADC_Handler+0x44>)
   80cdc:	5c42      	ldrb	r2, [r0, r1]
   80cde:	f3c3 030b 	ubfx	r3, r3, #0, #12
   80ce2:	eb01 0441 	add.w	r4, r1, r1, lsl #1
   80ce6:	4422      	add	r2, r4
   80ce8:	4c0b      	ldr	r4, [pc, #44]	; (80d18 <ADC_Handler+0x48>)
   80cea:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
	AdcMedianCounter[ChannelNumber] = (AdcMedianCounter[ChannelNumber] + 1) % ADC_MEDIAN_FILTER_LENGTH;
   80cee:	5c43      	ldrb	r3, [r0, r1]
   80cf0:	3301      	adds	r3, #1
   80cf2:	4a0a      	ldr	r2, [pc, #40]	; (80d1c <ADC_Handler+0x4c>)
   80cf4:	fb82 4203 	smull	r4, r2, r2, r3
   80cf8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   80cfc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   80d00:	1a9b      	subs	r3, r3, r2
   80d02:	b2db      	uxtb	r3, r3
   80d04:	5443      	strb	r3, [r0, r1]
	AdcFlag = TRUE;
   80d06:	2201      	movs	r2, #1
   80d08:	4b05      	ldr	r3, [pc, #20]	; (80d20 <ADC_Handler+0x50>)
   80d0a:	701a      	strb	r2, [r3, #0]
   80d0c:	bc10      	pop	{r4}
   80d0e:	4770      	bx	lr
   80d10:	400c0000 	.word	0x400c0000
   80d14:	20071924 	.word	0x20071924
   80d18:	200718bc 	.word	0x200718bc
   80d1c:	55555556 	.word	0x55555556
   80d20:	20071dbc 	.word	0x20071dbc

00080d24 <decoders_tach_event>:
	}
}

// The idea is to look two cycles beforhand for each cylinder
void decoders_tach_event(uint8_t CurrentCrankTooth, uint32_t CurrentCrankToothCounter)
{
   80d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d28:	b085      	sub	sp, #20
   80d2a:	4607      	mov	r7, r0
   80d2c:	4688      	mov	r8, r1
	// Choose a cylinder to configure
	uint8_t NrCylinderDividedByTwo =  engine_config2.NrCylinders / 2;
   80d2e:	496a      	ldr	r1, [pc, #424]	; (80ed8 <decoders_tach_event+0x1b4>)
   80d30:	f891 5036 	ldrb.w	r5, [r1, #54]	; 0x36
	uint32_t TachEventNumber = (CurrentCrankTooth - TachEventDelayTeeths) / TachPulse; // Represents count of tach event in one revolution 
   80d34:	4b69      	ldr	r3, [pc, #420]	; (80edc <decoders_tach_event+0x1b8>)
   80d36:	781b      	ldrb	r3, [r3, #0]
   80d38:	4a69      	ldr	r2, [pc, #420]	; (80ee0 <decoders_tach_event+0x1bc>)
   80d3a:	7812      	ldrb	r2, [r2, #0]
   80d3c:	b2d2      	uxtb	r2, r2
	uint32_t CylinderOffset = CamSignalFlag * (NrCylinderDividedByTwo); // Represent first bank or second bank
   80d3e:	4869      	ldr	r0, [pc, #420]	; (80ee4 <decoders_tach_event+0x1c0>)
   80d40:	7800      	ldrb	r0, [r0, #0]
   80d42:	096d      	lsrs	r5, r5, #5
	uint32_t TachEventNumber = (CurrentCrankTooth - TachEventDelayTeeths) / TachPulse; // Represents count of tach event in one revolution 
   80d44:	1afb      	subs	r3, r7, r3
   80d46:	fb93 f3f2 	sdiv	r3, r3, r2
	uint32_t InjIndex = TachEventNumber + CylinderOffset;						// Represents current cylinder tdc or 720
   80d4a:	fb00 3505 	mla	r5, r0, r5, r3
	uint32_t IgnIndex = (TachEventNumber + CylinderOffset + NrCylinderDividedByTwo) % (engine_config2.NrCylinders); // Calculate cylinder after 360 
   80d4e:	f891 3036 	ldrb.w	r3, [r1, #54]	; 0x36
	// TODO: CHOOSE CYLINDER ACCORDING TO FIRING ORDER
	struct cylinder_ *InjCylEvent = &cylinder[InjIndex]; // Next cylinder to calculate injection parameters for (720 from current position)
	struct cylinder_ *IgnCylEvent = &cylinder[IgnIndex]; // Next cylinder to calculate ignition parameters for (360 from current position) TODO: Check if dwell time is longer than max rpm time then calculate 720 before
	
	if (isDebug)
   80d52:	4b65      	ldr	r3, [pc, #404]	; (80ee8 <decoders_tach_event+0x1c4>)
   80d54:	681b      	ldr	r3, [r3, #0]
   80d56:	b133      	cbz	r3, 80d66 <decoders_tach_event+0x42>
	{
		DebugCounter++;
   80d58:	4a64      	ldr	r2, [pc, #400]	; (80eec <decoders_tach_event+0x1c8>)
   80d5a:	6813      	ldr	r3, [r2, #0]
   80d5c:	3301      	adds	r3, #1
   80d5e:	6013      	str	r3, [r2, #0]
		if (DebugCounter == 101)
   80d60:	2b65      	cmp	r3, #101	; 0x65
   80d62:	f000 808e 	beq.w	80e82 <decoders_tach_event+0x15e>
// 		uart_print_string("IgnIndex: "); uart_print_int(IgnIndex); uart_new_line();
 		}
	}

	// Injection timing calculations, OFF means turn output off and ON is output on
	uint32_t PulseWidth = fuelcalc_pulsewidth(); // Hundreds of nanoseconds (1 = 0.1 s)
   80d66:	4b62      	ldr	r3, [pc, #392]	; (80ef0 <decoders_tach_event+0x1cc>)
   80d68:	4798      	blx	r3
	// Degrees are calculated from current crank position(some cylinder TDC), for example 390.0 is one cycle beforehand and 330.0 before next TDC 
	uint16_t InjDegOFF = engine_config2.InjAng[InjIndex] * 10 + CRANK_DEGREE_RESOLUTION; // configured injector closing angle
   80d6a:	f105 0210 	add.w	r2, r5, #16
   80d6e:	4b5a      	ldr	r3, [pc, #360]	; (80ed8 <decoders_tach_event+0x1b4>)
   80d70:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   80d74:	88dc      	ldrh	r4, [r3, #6]
   80d76:	b2a4      	uxth	r4, r4
   80d78:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   80d7c:	0064      	lsls	r4, r4, #1
   80d7e:	f504 6461 	add.w	r4, r4, #3600	; 0xe10
   80d82:	b2a4      	uxth	r4, r4
	int16_t InjDegON = InjDegOFF - math_convert_pulsewidth_to_crank_degrees(PulseWidth + InjectorOpenTime);
   80d84:	4b5b      	ldr	r3, [pc, #364]	; (80ef4 <decoders_tach_event+0x1d0>)
   80d86:	881b      	ldrh	r3, [r3, #0]
   80d88:	b29b      	uxth	r3, r3
   80d8a:	4418      	add	r0, r3
   80d8c:	4b5a      	ldr	r3, [pc, #360]	; (80ef8 <decoders_tach_event+0x1d4>)
   80d8e:	4798      	blx	r3
   80d90:	1a26      	subs	r6, r4, r0
   80d92:	b236      	sxth	r6, r6
   80d94:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
		// TODO: TURN THE INJECTOR ON
		// PROBABLY SET SOME FLAG OR SOME
	}
	
	// The number of teeths are calculated
	uint16_t InjTeethsOFF = math_convert_degree_to_teeth_count(InjDegOFF); // OFF means when to turn off the injector
   80d98:	4620      	mov	r0, r4
   80d9a:	f8df 9194 	ldr.w	r9, [pc, #404]	; 80f30 <decoders_tach_event+0x20c>
   80d9e:	47c8      	blx	r9
   80da0:	4682      	mov	sl, r0
	uint16_t InjTeethsON = math_convert_degree_to_teeth_count(InjDegON); // ON means when to turn on the injector
   80da2:	b2b0      	uxth	r0, r6
   80da4:	47c8      	blx	r9
   80da6:	4681      	mov	r9, r0
	//uint16_t InjTeethsON = InjTeethsOFF - (math_convert_pulsewidth_to_teeth_count(PulseWidth + InjectorOpenTime) + 1); // 1 is because it floors the calculation and it is better to get always scaled one up since it is also timer dependant
	
	// The event tooth is found according to the delay teeths calculated above, here are missing tooth counts skipped and taken into account for timers
	uint32_t InjEventToothOFF = CurrentCrankToothCounter, InjEventToothON = CurrentCrankToothCounter; // Copying values to different register, to be able to manipulate the values without changing CurrentCrankToothCounter
   80da8:	f8cd 800c 	str.w	r8, [sp, #12]
   80dac:	f8cd 8008 	str.w	r8, [sp, #8]
	uint32_t NrOfMissingTeethsAtEventOFF = math_find_event_tooth_from_number_of_teeths(CurrentCrankTooth, &InjEventToothOFF, InjTeethsOFF);
   80db0:	b2bf      	uxth	r7, r7
   80db2:	fa1f f28a 	uxth.w	r2, sl
   80db6:	a903      	add	r1, sp, #12
   80db8:	4638      	mov	r0, r7
   80dba:	f8df 8178 	ldr.w	r8, [pc, #376]	; 80f34 <decoders_tach_event+0x210>
   80dbe:	47c0      	blx	r8
   80dc0:	9000      	str	r0, [sp, #0]
	uint32_t NrOfMissingTeethsAtEventON = math_find_event_tooth_from_number_of_teeths(CurrentCrankTooth, &InjEventToothON, InjTeethsON);
   80dc2:	fa1f f289 	uxth.w	r2, r9
   80dc6:	a902      	add	r1, sp, #8
   80dc8:	4638      	mov	r0, r7
   80dca:	47c0      	blx	r8
   80dcc:	9001      	str	r0, [sp, #4]
	
	// Load the event tooth to the according cylinder struct
	InjCylEvent->InjToothOff = InjEventToothOFF;
   80dce:	f8df c168 	ldr.w	ip, [pc, #360]	; 80f38 <decoders_tach_event+0x214>
   80dd2:	012a      	lsls	r2, r5, #4
   80dd4:	1b51      	subs	r1, r2, r5
   80dd6:	eb0c 0181 	add.w	r1, ip, r1, lsl #2
   80dda:	9b03      	ldr	r3, [sp, #12]
   80ddc:	620b      	str	r3, [r1, #32]
	InjCylEvent->InjToothOn = InjEventToothON;
   80dde:	9b02      	ldr	r3, [sp, #8]
   80de0:	61cb      	str	r3, [r1, #28]
	
	// The number of counts for the timer is calculated here (which is enabled after the EventTooth)
	// If the event is at the last tooth before missing tooth, and if it is applicable it is added to the counts of the timer
	uint32_t TimerTurnOffDegreeAfterTooth = InjDegOFF % CrankToothDegreeInterval; 
   80de2:	4f46      	ldr	r7, [pc, #280]	; (80efc <decoders_tach_event+0x1d8>)
   80de4:	f8d7 a000 	ldr.w	sl, [r7]
	uint32_t TimerToothOffPercentage = TimerTurnOffDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80de8:	f8d7 b000 	ldr.w	fp, [r7]
	InjCylEvent->InjCntTimingOff = ((TimerToothOffPercentage + NrOfMissingTeethsAtEventOFF * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80dec:	f8df 914c 	ldr.w	r9, [pc, #332]	; 80f3c <decoders_tach_event+0x218>
   80df0:	f8d9 0000 	ldr.w	r0, [r9]
   80df4:	f8df 8148 	ldr.w	r8, [pc, #328]	; 80f40 <decoders_tach_event+0x21c>
   80df8:	f898 e00f 	ldrb.w	lr, [r8, #15]
	uint32_t TimerTurnOffDegreeAfterTooth = InjDegOFF % CrankToothDegreeInterval; 
   80dfc:	fbb4 f3fa 	udiv	r3, r4, sl
   80e00:	fb0a 4313 	mls	r3, sl, r3, r4
	uint32_t TimerToothOffPercentage = TimerTurnOffDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e04:	f04f 0a64 	mov.w	sl, #100	; 0x64
   80e08:	fb0a f303 	mul.w	r3, sl, r3
   80e0c:	fbb3 fbfb 	udiv	fp, r3, fp
	InjCylEvent->InjCntTimingOff = ((TimerToothOffPercentage + NrOfMissingTeethsAtEventOFF * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e10:	9b00      	ldr	r3, [sp, #0]
   80e12:	fb0a bb03 	mla	fp, sl, r3, fp
   80e16:	fb00 f00b 	mul.w	r0, r0, fp
   80e1a:	fb0e fe0a 	mul.w	lr, lr, sl
   80e1e:	fbb0 f0fe 	udiv	r0, r0, lr
   80e22:	6188      	str	r0, [r1, #24]
	
	uint32_t TimerTurnOnDegreeAfterTooth = InjDegON % CrankToothDegreeInterval;
   80e24:	6838      	ldr	r0, [r7, #0]
	uint32_t TimerToothOnPercentage = TimerTurnOnDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e26:	683c      	ldr	r4, [r7, #0]
	InjCylEvent->InjCntTimingOn = ((TimerToothOnPercentage + NrOfMissingTeethsAtEventON * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e28:	f8d9 3000 	ldr.w	r3, [r9]
   80e2c:	f898 100f 	ldrb.w	r1, [r8, #15]
   80e30:	1b55      	subs	r5, r2, r5
   80e32:	eb0c 0c85 	add.w	ip, ip, r5, lsl #2
	uint32_t TimerTurnOnDegreeAfterTooth = InjDegON % CrankToothDegreeInterval;
   80e36:	fbb6 f7f0 	udiv	r7, r6, r0
   80e3a:	fb00 6617 	mls	r6, r0, r7, r6
	uint32_t TimerToothOnPercentage = TimerTurnOnDegreeAfterTooth * 100 / CrankToothDegreeInterval; // should give 0 - 99%, since 100% is next tooth obviously
   80e3e:	fb0a f606 	mul.w	r6, sl, r6
   80e42:	fbb6 f6f4 	udiv	r6, r6, r4
	InjCylEvent->InjCntTimingOn = ((TimerToothOnPercentage + NrOfMissingTeethsAtEventON * 100) * LastCrankRevCounts) / (100 * engine_config4.TriggerTeethCount); // I think this should never overflow
   80e46:	9a01      	ldr	r2, [sp, #4]
   80e48:	fb0a 6602 	mla	r6, sl, r2, r6
   80e4c:	fb03 f606 	mul.w	r6, r3, r6
   80e50:	fb01 fa0a 	mul.w	sl, r1, sl
   80e54:	fbb6 f6fa 	udiv	r6, r6, sl
   80e58:	f8cc 6014 	str.w	r6, [ip, #20]

	if (isDebug)
   80e5c:	4b22      	ldr	r3, [pc, #136]	; (80ee8 <decoders_tach_event+0x1c4>)
   80e5e:	681b      	ldr	r3, [r3, #0]
   80e60:	b11b      	cbz	r3, 80e6a <decoders_tach_event+0x146>
	{
		if (DebugCounter == 101)
   80e62:	4b22      	ldr	r3, [pc, #136]	; (80eec <decoders_tach_event+0x1c8>)
   80e64:	681b      	ldr	r3, [r3, #0]
   80e66:	2b65      	cmp	r3, #101	; 0x65
   80e68:	d01a      	beq.n	80ea0 <decoders_tach_event+0x17c>
 		DebugCounter = 0;
		}
	}

	// Ignition timing calculations
	uint32_t IgnDeg = math_interpolation_array(engine_realtime.Rpm, engine_realtime.Map, &IGN, 10);
   80e6a:	4b25      	ldr	r3, [pc, #148]	; (80f00 <decoders_tach_event+0x1dc>)
   80e6c:	89d8      	ldrh	r0, [r3, #14]
   80e6e:	8899      	ldrh	r1, [r3, #4]
   80e70:	230a      	movs	r3, #10
   80e72:	4a24      	ldr	r2, [pc, #144]	; (80f04 <decoders_tach_event+0x1e0>)
   80e74:	b289      	uxth	r1, r1
   80e76:	b280      	uxth	r0, r0
   80e78:	4c23      	ldr	r4, [pc, #140]	; (80f08 <decoders_tach_event+0x1e4>)
   80e7a:	47a0      	blx	r4

}
   80e7c:	b005      	add	sp, #20
   80e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 		uart_print_string("CurrentCrankTooth: "); uart_print_int(CurrentCrankTooth); uart_new_line();
   80e82:	4822      	ldr	r0, [pc, #136]	; (80f0c <decoders_tach_event+0x1e8>)
   80e84:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80f20 <decoders_tach_event+0x1fc>
   80e88:	47c8      	blx	r9
   80e8a:	4638      	mov	r0, r7
   80e8c:	4e20      	ldr	r6, [pc, #128]	; (80f10 <decoders_tach_event+0x1ec>)
   80e8e:	47b0      	blx	r6
   80e90:	4c20      	ldr	r4, [pc, #128]	; (80f14 <decoders_tach_event+0x1f0>)
   80e92:	47a0      	blx	r4
		uart_print_string("CurrentCrankToothCounter: "); uart_print_int(CurrentCrankToothCounter); uart_new_line(); 
   80e94:	4820      	ldr	r0, [pc, #128]	; (80f18 <decoders_tach_event+0x1f4>)
   80e96:	47c8      	blx	r9
   80e98:	4640      	mov	r0, r8
   80e9a:	47b0      	blx	r6
   80e9c:	47a0      	blx	r4
   80e9e:	e762      	b.n	80d66 <decoders_tach_event+0x42>
		uart_print_string("InjEventToothOFF: "); uart_print_int(InjEventToothOFF); uart_new_line();
   80ea0:	481e      	ldr	r0, [pc, #120]	; (80f1c <decoders_tach_event+0x1f8>)
   80ea2:	4e1f      	ldr	r6, [pc, #124]	; (80f20 <decoders_tach_event+0x1fc>)
   80ea4:	47b0      	blx	r6
   80ea6:	9803      	ldr	r0, [sp, #12]
   80ea8:	4d19      	ldr	r5, [pc, #100]	; (80f10 <decoders_tach_event+0x1ec>)
   80eaa:	47a8      	blx	r5
   80eac:	4c19      	ldr	r4, [pc, #100]	; (80f14 <decoders_tach_event+0x1f0>)
   80eae:	47a0      	blx	r4
		uart_print_string("InjEventToothON: "); uart_print_int(InjEventToothON); uart_new_line();
   80eb0:	481c      	ldr	r0, [pc, #112]	; (80f24 <decoders_tach_event+0x200>)
   80eb2:	47b0      	blx	r6
   80eb4:	9802      	ldr	r0, [sp, #8]
   80eb6:	47a8      	blx	r5
   80eb8:	47a0      	blx	r4
		uart_print_string("NrOfMissingTeethsAtEventOFF: "); uart_print_int(NrOfMissingTeethsAtEventOFF); uart_new_line();
   80eba:	481b      	ldr	r0, [pc, #108]	; (80f28 <decoders_tach_event+0x204>)
   80ebc:	47b0      	blx	r6
   80ebe:	9800      	ldr	r0, [sp, #0]
   80ec0:	47a8      	blx	r5
   80ec2:	47a0      	blx	r4
		uart_print_string("NrOfMissingTeethsAtEventON: "); uart_print_int(NrOfMissingTeethsAtEventON); uart_new_line();
   80ec4:	4819      	ldr	r0, [pc, #100]	; (80f2c <decoders_tach_event+0x208>)
   80ec6:	47b0      	blx	r6
   80ec8:	9801      	ldr	r0, [sp, #4]
   80eca:	47a8      	blx	r5
   80ecc:	47a0      	blx	r4
 		DebugCounter = 0;
   80ece:	2200      	movs	r2, #0
   80ed0:	4b06      	ldr	r3, [pc, #24]	; (80eec <decoders_tach_event+0x1c8>)
   80ed2:	601a      	str	r2, [r3, #0]
   80ed4:	e7c9      	b.n	80e6a <decoders_tach_event+0x146>
   80ed6:	bf00      	nop
   80ed8:	20070ff4 	.word	0x20070ff4
   80edc:	200718ba 	.word	0x200718ba
   80ee0:	2007227e 	.word	0x2007227e
   80ee4:	20071db4 	.word	0x20071db4
   80ee8:	20071d58 	.word	0x20071d58
   80eec:	20070a28 	.word	0x20070a28
   80ef0:	00081219 	.word	0x00081219
   80ef4:	200709c6 	.word	0x200709c6
   80ef8:	00081da5 	.word	0x00081da5
   80efc:	20071db0 	.word	0x20071db0
   80f00:	20071484 	.word	0x20071484
   80f04:	20071da0 	.word	0x20071da0
   80f08:	00081c15 	.word	0x00081c15
   80f0c:	00084360 	.word	0x00084360
   80f10:	00082bf1 	.word	0x00082bf1
   80f14:	00082c45 	.word	0x00082c45
   80f18:	00084374 	.word	0x00084374
   80f1c:	00084390 	.word	0x00084390
   80f20:	00082c55 	.word	0x00082c55
   80f24:	000843a4 	.word	0x000843a4
   80f28:	000843b8 	.word	0x000843b8
   80f2c:	000843d8 	.word	0x000843d8
   80f30:	00081d81 	.word	0x00081d81
   80f34:	00081dd9 	.word	0x00081dd9
   80f38:	20070e34 	.word	0x20070e34
   80f3c:	200709d8 	.word	0x200709d8
   80f40:	20071040 	.word	0x20071040

00080f44 <decoders_crank_primary>:
{
   80f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (CrankSignalFlag)
   80f48:	4b3c      	ldr	r3, [pc, #240]	; (8103c <decoders_crank_primary+0xf8>)
   80f4a:	781b      	ldrb	r3, [r3, #0]
   80f4c:	b1e3      	cbz	r3, 80f88 <decoders_crank_primary+0x44>
		if(CrankCurrCycleCounts > (3 * (CrankPrevCycleCounts >> 1))) // New Cycle event (Missing tooth have passed the sensor)
   80f4e:	4b3c      	ldr	r3, [pc, #240]	; (81040 <decoders_crank_primary+0xfc>)
   80f50:	681b      	ldr	r3, [r3, #0]
   80f52:	4a3c      	ldr	r2, [pc, #240]	; (81044 <decoders_crank_primary+0x100>)
   80f54:	6812      	ldr	r2, [r2, #0]
   80f56:	085b      	lsrs	r3, r3, #1
   80f58:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   80f5c:	4293      	cmp	r3, r2
   80f5e:	d315      	bcc.n	80f8c <decoders_crank_primary+0x48>
		uint8_t tempCrankTooth = CrankTooth;
   80f60:	4b39      	ldr	r3, [pc, #228]	; (81048 <decoders_crank_primary+0x104>)
   80f62:	7818      	ldrb	r0, [r3, #0]
   80f64:	b2c0      	uxtb	r0, r0
		uint32_t tempCrankToothCounter = CrankToothCounter;
   80f66:	4b39      	ldr	r3, [pc, #228]	; (8104c <decoders_crank_primary+0x108>)
   80f68:	6819      	ldr	r1, [r3, #0]
		int16_t tempCalc = (tempCrankTooth - TachEventDelayTeeths);
   80f6a:	4b39      	ldr	r3, [pc, #228]	; (81050 <decoders_crank_primary+0x10c>)
   80f6c:	781a      	ldrb	r2, [r3, #0]
		if (tempCalc % TachPulse == 0) // TODO:  Counteract if the tach event is at the missing tooth
   80f6e:	4b39      	ldr	r3, [pc, #228]	; (81054 <decoders_crank_primary+0x110>)
   80f70:	781b      	ldrb	r3, [r3, #0]
   80f72:	b2db      	uxtb	r3, r3
   80f74:	1a82      	subs	r2, r0, r2
   80f76:	fb92 f4f3 	sdiv	r4, r2, r3
   80f7a:	fb03 2314 	mls	r3, r3, r4, r2
   80f7e:	2b00      	cmp	r3, #0
   80f80:	d053      	beq.n	8102a <decoders_crank_primary+0xe6>
		CrankSignalFlag = FALSE;
   80f82:	2200      	movs	r2, #0
   80f84:	4b2d      	ldr	r3, [pc, #180]	; (8103c <decoders_crank_primary+0xf8>)
   80f86:	701a      	strb	r2, [r3, #0]
   80f88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			CrankTooth = 0;
   80f8c:	2600      	movs	r6, #0
   80f8e:	4b2e      	ldr	r3, [pc, #184]	; (81048 <decoders_crank_primary+0x104>)
   80f90:	701e      	strb	r6, [r3, #0]
			CamSignalFlag ^= TRUE;
   80f92:	4a31      	ldr	r2, [pc, #196]	; (81058 <decoders_crank_primary+0x114>)
   80f94:	7813      	ldrb	r3, [r2, #0]
   80f96:	f083 0301 	eor.w	r3, r3, #1
   80f9a:	7013      	strb	r3, [r2, #0]
			IgnitionDegree = math_interpolation_array(engine_realtime.Rpm, engine_realtime.Map, &IGN, 1);
   80f9c:	4c2f      	ldr	r4, [pc, #188]	; (8105c <decoders_crank_primary+0x118>)
   80f9e:	89e0      	ldrh	r0, [r4, #14]
   80fa0:	88a1      	ldrh	r1, [r4, #4]
   80fa2:	2301      	movs	r3, #1
   80fa4:	4a2e      	ldr	r2, [pc, #184]	; (81060 <decoders_crank_primary+0x11c>)
   80fa6:	b289      	uxth	r1, r1
   80fa8:	b280      	uxth	r0, r0
   80faa:	4d2e      	ldr	r5, [pc, #184]	; (81064 <decoders_crank_primary+0x120>)
   80fac:	47a8      	blx	r5
   80fae:	4d2e      	ldr	r5, [pc, #184]	; (81068 <decoders_crank_primary+0x124>)
   80fb0:	8028      	strh	r0, [r5, #0]
			DwellDegree = IgnitionDegree + igncalc_dwell_degree();
   80fb2:	4b2e      	ldr	r3, [pc, #184]	; (8106c <decoders_crank_primary+0x128>)
   80fb4:	4798      	blx	r3
   80fb6:	882b      	ldrh	r3, [r5, #0]
   80fb8:	4418      	add	r0, r3
   80fba:	b280      	uxth	r0, r0
   80fbc:	4f2c      	ldr	r7, [pc, #176]	; (81070 <decoders_crank_primary+0x12c>)
   80fbe:	8038      	strh	r0, [r7, #0]
			DwellSecondTach = igncalc_ign_time_teeth(DwellDegree);
   80fc0:	8838      	ldrh	r0, [r7, #0]
   80fc2:	b280      	uxth	r0, r0
   80fc4:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 810a4 <decoders_crank_primary+0x160>
   80fc8:	47c0      	blx	r8
   80fca:	b2c0      	uxtb	r0, r0
   80fcc:	4b29      	ldr	r3, [pc, #164]	; (81074 <decoders_crank_primary+0x130>)
   80fce:	7018      	strb	r0, [r3, #0]
			DwellSecondInterval = igncalc_ign_time_interval(DwellDegree) + decoders_tooth_degree_correction();
   80fd0:	8838      	ldrh	r0, [r7, #0]
   80fd2:	b280      	uxth	r0, r0
   80fd4:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 810a8 <decoders_crank_primary+0x164>
   80fd8:	47c8      	blx	r9
// Ignition timing correction.  
// The 0 is at the middle of the tooth and calculations are done at the edge of every tooth.
// This function corrects the calculations by shifting the tach degree (0 and 180 in this case) to the middle of the tooth
uint32_t decoders_tooth_degree_correction(void)
{
	return CrankPrevCycleCounts/4;
   80fda:	4f19      	ldr	r7, [pc, #100]	; (81040 <decoders_crank_primary+0xfc>)
   80fdc:	683b      	ldr	r3, [r7, #0]
			DwellSecondInterval = igncalc_ign_time_interval(DwellDegree) + decoders_tooth_degree_correction();
   80fde:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80fe2:	4b25      	ldr	r3, [pc, #148]	; (81078 <decoders_crank_primary+0x134>)
   80fe4:	6018      	str	r0, [r3, #0]
			CrankSecondTach = igncalc_ign_time_teeth(IgnitionDegree);
   80fe6:	8828      	ldrh	r0, [r5, #0]
   80fe8:	b280      	uxth	r0, r0
   80fea:	47c0      	blx	r8
   80fec:	b2c0      	uxtb	r0, r0
   80fee:	4b23      	ldr	r3, [pc, #140]	; (8107c <decoders_crank_primary+0x138>)
   80ff0:	7018      	strb	r0, [r3, #0]
			CrankSecondInterval = igncalc_ign_time_interval(IgnitionDegree) + decoders_tooth_degree_correction();
   80ff2:	8828      	ldrh	r0, [r5, #0]
   80ff4:	b280      	uxth	r0, r0
   80ff6:	47c8      	blx	r9
	return CrankPrevCycleCounts/4;
   80ff8:	683b      	ldr	r3, [r7, #0]
			CrankSecondInterval = igncalc_ign_time_interval(IgnitionDegree) + decoders_tooth_degree_correction();
   80ffa:	eb00 0093 	add.w	r0, r0, r3, lsr #2
   80ffe:	4b20      	ldr	r3, [pc, #128]	; (81080 <decoders_crank_primary+0x13c>)
   81000:	6018      	str	r0, [r3, #0]
			uint32_t CalcRpm = GLOBAL_TIMER_FREQ * 60 / CrankRevCounts;
   81002:	4d20      	ldr	r5, [pc, #128]	; (81084 <decoders_crank_primary+0x140>)
   81004:	682a      	ldr	r2, [r5, #0]
   81006:	4b20      	ldr	r3, [pc, #128]	; (81088 <decoders_crank_primary+0x144>)
   81008:	fbb3 f3f2 	udiv	r3, r3, r2
			engine_realtime.Rpm = (uint16_t)CalcRpm;
   8100c:	b29b      	uxth	r3, r3
   8100e:	81e3      	strh	r3, [r4, #14]
			engine_realtime.PulseWidth = fuelcalc_pulsewidth() / 1000; // REMEMBER TO REMOVE !!!!!
   81010:	4b1e      	ldr	r3, [pc, #120]	; (8108c <decoders_crank_primary+0x148>)
   81012:	4798      	blx	r3
   81014:	4b1e      	ldr	r3, [pc, #120]	; (81090 <decoders_crank_primary+0x14c>)
   81016:	fba3 3000 	umull	r3, r0, r3, r0
   8101a:	f3c0 1087 	ubfx	r0, r0, #6, #8
   8101e:	7560      	strb	r0, [r4, #21]
			LastCrankRevCounts = CrankRevCounts;
   81020:	682a      	ldr	r2, [r5, #0]
   81022:	4b1c      	ldr	r3, [pc, #112]	; (81094 <decoders_crank_primary+0x150>)
   81024:	601a      	str	r2, [r3, #0]
			CrankRevCounts = 0;
   81026:	602e      	str	r6, [r5, #0]
   81028:	e79a      	b.n	80f60 <decoders_crank_primary+0x1c>
			decoders_tach_event(tempCrankTooth, tempCrankToothCounter);
   8102a:	4b1b      	ldr	r3, [pc, #108]	; (81098 <decoders_crank_primary+0x154>)
   8102c:	4798      	blx	r3
			global_toggle_pin(PIOC, IGN5_OUT);
   8102e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   81032:	481a      	ldr	r0, [pc, #104]	; (8109c <decoders_crank_primary+0x158>)
   81034:	4b1a      	ldr	r3, [pc, #104]	; (810a0 <decoders_crank_primary+0x15c>)
   81036:	4798      	blx	r3
   81038:	e7a3      	b.n	80f82 <decoders_crank_primary+0x3e>
   8103a:	bf00      	nop
   8103c:	2007227c 	.word	0x2007227c
   81040:	20072270 	.word	0x20072270
   81044:	20070a2c 	.word	0x20070a2c
   81048:	200721c9 	.word	0x200721c9
   8104c:	20071db8 	.word	0x20071db8
   81050:	200718ba 	.word	0x200718ba
   81054:	2007227e 	.word	0x2007227e
   81058:	20071db4 	.word	0x20071db4
   8105c:	20071484 	.word	0x20071484
   81060:	20071da0 	.word	0x20071da0
   81064:	00081c15 	.word	0x00081c15
   81068:	200709c4 	.word	0x200709c4
   8106c:	0008173d 	.word	0x0008173d
   81070:	20072284 	.word	0x20072284
   81074:	200714b4 	.word	0x200714b4
   81078:	20071d50 	.word	0x20071d50
   8107c:	20071920 	.word	0x20071920
   81080:	2007191c 	.word	0x2007191c
   81084:	200709e0 	.word	0x200709e0
   81088:	09634260 	.word	0x09634260
   8108c:	00081219 	.word	0x00081219
   81090:	10624dd3 	.word	0x10624dd3
   81094:	200709d8 	.word	0x200709d8
   81098:	00080d25 	.word	0x00080d25
   8109c:	400e1200 	.word	0x400e1200
   810a0:	00081645 	.word	0x00081645
   810a4:	00081651 	.word	0x00081651
   810a8:	00081685 	.word	0x00081685

000810ac <eeprom_init>:

 #include "eeprom.h"

 // Initialization function
 void eeprom_init(void)
 {
   810ac:	b500      	push	{lr}
   810ae:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWI1);				// Enable peripheral clock
   810b0:	2017      	movs	r0, #23
   810b2:	4b10      	ldr	r3, [pc, #64]	; (810f4 <eeprom_init+0x48>)
   810b4:	4798      	blx	r3
	#define TWI_DATA_PIN PIO_PB12A_TWD1			// Define TWI data pin
	#define TWI_CLOCK_PIN PIO_PB13A_TWCK1		// Define TWI clock pin
	#define TWI_PERIPHERAL PIOB					// Define TWI peripheral (either A(TWI0) or B(TWI1))
	TWI_PERIPHERAL->PIO_IDR = TWI_DATA_PIN;		// Interrupt disable register
   810b6:	4b10      	ldr	r3, [pc, #64]	; (810f8 <eeprom_init+0x4c>)
   810b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   810bc:	6459      	str	r1, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_IDR = TWI_CLOCK_PIN;	
   810be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   810c2:	645a      	str	r2, [r3, #68]	; 0x44
	TWI_PERIPHERAL->PIO_PDR = TWI_DATA_PIN;		// Disable input/output which enables peripheral mode
   810c4:	6059      	str	r1, [r3, #4]
	TWI_PERIPHERAL->PIO_PDR = TWI_CLOCK_PIN;
   810c6:	605a      	str	r2, [r3, #4]
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_DATA_PIN;	// Enable Peripheral A (TWI)
   810c8:	6f18      	ldr	r0, [r3, #112]	; 0x70
   810ca:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
   810ce:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_ABSR &= ~TWI_CLOCK_PIN;
   810d0:	6f18      	ldr	r0, [r3, #112]	; 0x70
   810d2:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
   810d6:	6718      	str	r0, [r3, #112]	; 0x70
	TWI_PERIPHERAL->PIO_PUER = TWI_DATA_PIN;
   810d8:	6659      	str	r1, [r3, #100]	; 0x64
	TWI_PERIPHERAL->PIO_PUER = TWI_CLOCK_PIN;
   810da:	665a      	str	r2, [r3, #100]	; 0x64
	// Initialize TWI 
	twi_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz(); opt.speed = 400000; // 400KHz clock frequency
   810dc:	4b07      	ldr	r3, [pc, #28]	; (810fc <eeprom_init+0x50>)
   810de:	9301      	str	r3, [sp, #4]
   810e0:	4b07      	ldr	r3, [pc, #28]	; (81100 <eeprom_init+0x54>)
   810e2:	9302      	str	r3, [sp, #8]
	twi_master_init(TWI1, &opt);
   810e4:	a901      	add	r1, sp, #4
   810e6:	4807      	ldr	r0, [pc, #28]	; (81104 <eeprom_init+0x58>)
   810e8:	4b07      	ldr	r3, [pc, #28]	; (81108 <eeprom_init+0x5c>)
   810ea:	4798      	blx	r3
 }
   810ec:	b005      	add	sp, #20
   810ee:	f85d fb04 	ldr.w	pc, [sp], #4
   810f2:	bf00      	nop
   810f4:	000806fd 	.word	0x000806fd
   810f8:	400e1000 	.word	0x400e1000
   810fc:	0501bd00 	.word	0x0501bd00
   81100:	00061a80 	.word	0x00061a80
   81104:	40090000 	.word	0x40090000
   81108:	00080841 	.word	0x00080841

0008110c <eeprom_read_byte>:

// More advanced function to read from the EEPROM
// It basicly checks for TWI comm. success and retries until it enables a Fault
uint8_t eeprom_read_byte(uint16_t address)
{
   8110c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8110e:	b083      	sub	sp, #12
   81110:	4607      	mov	r7, r0
	uint8_t result = 0;
   81112:	ad02      	add	r5, sp, #8
   81114:	2300      	movs	r3, #0
   81116:	f805 3d01 	strb.w	r3, [r5, #-1]!
   8111a:	240a      	movs	r4, #10
	// Try to read specific number of times otherwise FAULT
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
		if (!(at24cxx_read_byte(address, &result) & AT24C_READ_FAIL))
   8111c:	4e0d      	ldr	r6, [pc, #52]	; (81154 <eeprom_read_byte+0x48>)
   8111e:	4629      	mov	r1, r5
   81120:	4638      	mov	r0, r7
   81122:	47b0      	blx	r6
   81124:	f010 0f01 	tst.w	r0, #1
   81128:	d011      	beq.n	8114e <eeprom_read_byte+0x42>
   8112a:	1e63      	subs	r3, r4, #1
	for (uint8_t i = 0; i < TWI_NUMBER_OF_TRIES; i++)
   8112c:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
   81130:	d1f5      	bne.n	8111e <eeprom_read_byte+0x12>
			return result;

	// Let know that there is a fault on the Two wire interface
	engine_realtime.TwiFault = TRUE;
   81132:	4d09      	ldr	r5, [pc, #36]	; (81158 <eeprom_read_byte+0x4c>)
   81134:	2401      	movs	r4, #1
   81136:	77ec      	strb	r4, [r5, #31]
	uart_print_string("TwiFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   81138:	4808      	ldr	r0, [pc, #32]	; (8115c <eeprom_read_byte+0x50>)
   8113a:	4b09      	ldr	r3, [pc, #36]	; (81160 <eeprom_read_byte+0x54>)
   8113c:	4798      	blx	r3
   8113e:	7fe8      	ldrb	r0, [r5, #31]
   81140:	4b08      	ldr	r3, [pc, #32]	; (81164 <eeprom_read_byte+0x58>)
   81142:	4798      	blx	r3
   81144:	4b08      	ldr	r3, [pc, #32]	; (81168 <eeprom_read_byte+0x5c>)
   81146:	4798      	blx	r3
	return 1; // 1 is the safest number regarding IGN, VE and AFR map
   81148:	4620      	mov	r0, r4
}
   8114a:	b003      	add	sp, #12
   8114c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return result;
   8114e:	f89d 0007 	ldrb.w	r0, [sp, #7]
   81152:	e7fa      	b.n	8114a <eeprom_read_byte+0x3e>
   81154:	00080205 	.word	0x00080205
   81158:	20071484 	.word	0x20071484
   8115c:	000843f8 	.word	0x000843f8
   81160:	00082c55 	.word	0x00082c55
   81164:	00082bf1 	.word	0x00082bf1
   81168:	00082c45 	.word	0x00082c45

0008116c <fuelcalc_GammaEnrich>:
Warmup Enrichment
Afterstart Enrichment
                                                                     */
/************************************************************************/
uint16_t fuelcalc_GammaEnrich(void)
{
   8116c:	b530      	push	{r4, r5, lr}
   8116e:	b083      	sub	sp, #12
	uint16_t TotalEnrich = 100;
	uint8_t CoolantTemperature = engine_realtime.Clt;
   81170:	4b22      	ldr	r3, [pc, #136]	; (811fc <fuelcalc_GammaEnrich+0x90>)
   81172:	79da      	ldrb	r2, [r3, #7]
	// Calculate warm up enrichment
	TotalEnrich *= math_interpolation_vector(&engine_config2.WarmUpEnrichTemp ,&engine_config2.WarmUpEnrichPct, CoolantTemperature, 1, WARMUP_ENRICH_SIZE);
   81174:	4c22      	ldr	r4, [pc, #136]	; (81200 <fuelcalc_GammaEnrich+0x94>)
   81176:	230a      	movs	r3, #10
   81178:	9300      	str	r3, [sp, #0]
   8117a:	2301      	movs	r3, #1
   8117c:	4621      	mov	r1, r4
   8117e:	f104 000a 	add.w	r0, r4, #10
   81182:	4d20      	ldr	r5, [pc, #128]	; (81204 <fuelcalc_GammaEnrich+0x98>)
   81184:	47a8      	blx	r5
   81186:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8118a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8118e:	0080      	lsls	r0, r0, #2
   81190:	b280      	uxth	r0, r0
	TotalEnrich /= 100;
   81192:	4b1d      	ldr	r3, [pc, #116]	; (81208 <fuelcalc_GammaEnrich+0x9c>)
   81194:	fba3 3000 	umull	r3, r0, r3, r0
   81198:	0940      	lsrs	r0, r0, #5

	// Calculate after start enrichment
	// TODO: Make more efficient way to add after start enrichment
	if (millis/MILLI_SEC < engine_config2.AfterStartEnrichSec)
   8119a:	f814 3c01 	ldrb.w	r3, [r4, #-1]
   8119e:	b2db      	uxtb	r3, r3
   811a0:	4a1a      	ldr	r2, [pc, #104]	; (8120c <fuelcalc_GammaEnrich+0xa0>)
   811a2:	6812      	ldr	r2, [r2, #0]
   811a4:	491a      	ldr	r1, [pc, #104]	; (81210 <fuelcalc_GammaEnrich+0xa4>)
   811a6:	fba1 1202 	umull	r1, r2, r1, r2
   811aa:	ebb3 1f92 	cmp.w	r3, r2, lsr #6
   811ae:	d909      	bls.n	811c4 <fuelcalc_GammaEnrich+0x58>
   811b0:	3c02      	subs	r4, #2
	{
		TotalEnrich *= (100 + engine_config2.AfterStartEnrichPct);
   811b2:	7823      	ldrb	r3, [r4, #0]
   811b4:	3364      	adds	r3, #100	; 0x64
   811b6:	fb03 f000 	mul.w	r0, r3, r0
   811ba:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   811bc:	4b12      	ldr	r3, [pc, #72]	; (81208 <fuelcalc_GammaEnrich+0x9c>)
   811be:	fba3 3000 	umull	r3, r0, r3, r0
   811c2:	0940      	lsrs	r0, r0, #5
	}

	// Calculate cranking enrichment
	if (engine_config2.CrankingRpm * RPM_SCALER > engine_realtime.Rpm)
   811c4:	4b13      	ldr	r3, [pc, #76]	; (81214 <fuelcalc_GammaEnrich+0xa8>)
   811c6:	7dda      	ldrb	r2, [r3, #23]
   811c8:	4b0c      	ldr	r3, [pc, #48]	; (811fc <fuelcalc_GammaEnrich+0x90>)
   811ca:	89db      	ldrh	r3, [r3, #14]
   811cc:	b29b      	uxth	r3, r3
   811ce:	2164      	movs	r1, #100	; 0x64
   811d0:	fb02 f201 	mul.w	r2, r2, r1
   811d4:	429a      	cmp	r2, r3
   811d6:	dd09      	ble.n	811ec <fuelcalc_GammaEnrich+0x80>
	{
		TotalEnrich *= (100 + engine_config2.CrankingEnrichPct);
   811d8:	4b0e      	ldr	r3, [pc, #56]	; (81214 <fuelcalc_GammaEnrich+0xa8>)
   811da:	7d9b      	ldrb	r3, [r3, #22]
   811dc:	440b      	add	r3, r1
   811de:	fb03 f000 	mul.w	r0, r3, r0
   811e2:	b280      	uxth	r0, r0
		TotalEnrich /= 100;
   811e4:	4b08      	ldr	r3, [pc, #32]	; (81208 <fuelcalc_GammaEnrich+0x9c>)
   811e6:	fba3 3000 	umull	r3, r0, r3, r0
   811ea:	0940      	lsrs	r0, r0, #5
   811ec:	28ff      	cmp	r0, #255	; 0xff
   811ee:	bf28      	it	cs
   811f0:	20ff      	movcs	r0, #255	; 0xff
	if (TotalEnrich > 255)
	{
		TotalEnrich = 255;
	}
	
	engine_realtime.GammaEnrich = TotalEnrich;
   811f2:	b2c2      	uxtb	r2, r0
   811f4:	4b01      	ldr	r3, [pc, #4]	; (811fc <fuelcalc_GammaEnrich+0x90>)
   811f6:	749a      	strb	r2, [r3, #18]
	return TotalEnrich;
   811f8:	b003      	add	sp, #12
   811fa:	bd30      	pop	{r4, r5, pc}
   811fc:	20071484 	.word	0x20071484
   81200:	20070ff6 	.word	0x20070ff6
   81204:	00081cf9 	.word	0x00081cf9
   81208:	51eb851f 	.word	0x51eb851f
   8120c:	20072280 	.word	0x20072280
   81210:	10624dd3 	.word	0x10624dd3
   81214:	20070ff4 	.word	0x20070ff4

00081218 <fuelcalc_pulsewidth>:
{
   81218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t Rpm = engine_realtime.Rpm, Map = engine_realtime.Map;
   8121c:	4f36      	ldr	r7, [pc, #216]	; (812f8 <fuelcalc_pulsewidth+0xe0>)
   8121e:	89fe      	ldrh	r6, [r7, #14]
   81220:	b2b6      	uxth	r6, r6
   81222:	88ba      	ldrh	r2, [r7, #4]
   81224:	b294      	uxth	r4, r2
	int16_t Temperature = engine_realtime.Iat - TEMPERATURE_OFFSET;
   81226:	79bd      	ldrb	r5, [r7, #6]
   81228:	b2ed      	uxtb	r5, r5
	uint16_t Ve = math_interpolation_array(Rpm, Map, &VE, 1);
   8122a:	2301      	movs	r3, #1
   8122c:	4a33      	ldr	r2, [pc, #204]	; (812fc <fuelcalc_pulsewidth+0xe4>)
   8122e:	4621      	mov	r1, r4
   81230:	4630      	mov	r0, r6
   81232:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 81310 <fuelcalc_pulsewidth+0xf8>
   81236:	47c8      	blx	r9
   81238:	4680      	mov	r8, r0
	engine_realtime.VeTarget = Ve;
   8123a:	b2c3      	uxtb	r3, r0
   8123c:	74fb      	strb	r3, [r7, #19]
	uint16_t Afr = math_interpolation_array(Rpm, Map, &AFR, 1);
   8123e:	2301      	movs	r3, #1
   81240:	4a2f      	ldr	r2, [pc, #188]	; (81300 <fuelcalc_pulsewidth+0xe8>)
   81242:	4621      	mov	r1, r4
   81244:	4630      	mov	r0, r6
   81246:	47c8      	blx	r9
   81248:	4606      	mov	r6, r0
	engine_realtime.AfrTarget = Afr;
   8124a:	b2c3      	uxtb	r3, r0
   8124c:	753b      	strb	r3, [r7, #20]
	uint64_t Numerator = (uint64_t)Map * Ve * FUEL_CONST; 
   8124e:	4a2d      	ldr	r2, [pc, #180]	; (81304 <fuelcalc_pulsewidth+0xec>)
   81250:	fba4 2302 	umull	r2, r3, r4, r2
   81254:	fa1f f888 	uxth.w	r8, r8
   81258:	fba2 0108 	umull	r0, r1, r2, r8
   8125c:	fb08 1103 	mla	r1, r8, r3, r1
   81260:	4c29      	ldr	r4, [pc, #164]	; (81308 <fuelcalc_pulsewidth+0xf0>)
   81262:	f44f 7239 	mov.w	r2, #740	; 0x2e4
   81266:	2300      	movs	r3, #0
   81268:	47a0      	blx	r4
   8126a:	014f      	lsls	r7, r1, #5
   8126c:	0142      	lsls	r2, r0, #5
   8126e:	ea47 63d0 	orr.w	r3, r7, r0, lsr #27
   81272:	1a12      	subs	r2, r2, r0
   81274:	eb63 0301 	sbc.w	r3, r3, r1
   81278:	009f      	lsls	r7, r3, #2
   8127a:	ea47 7792 	orr.w	r7, r7, r2, lsr #30
   8127e:	ea4f 0e82 	mov.w	lr, r2, lsl #2
   81282:	eb10 000e 	adds.w	r0, r0, lr
   81286:	4179      	adcs	r1, r7
   81288:	00cb      	lsls	r3, r1, #3
   8128a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   8128e:	00c2      	lsls	r2, r0, #3
   81290:	4610      	mov	r0, r2
   81292:	4619      	mov	r1, r3
   81294:	f240 427c 	movw	r2, #1148	; 0x47c
   81298:	2300      	movs	r3, #0
   8129a:	47a0      	blx	r4
   8129c:	014f      	lsls	r7, r1, #5
   8129e:	ea4f 1840 	mov.w	r8, r0, lsl #5
   812a2:	ea47 69d0 	orr.w	r9, r7, r0, lsr #27
   812a6:	ebb8 0800 	subs.w	r8, r8, r0
   812aa:	eb69 0901 	sbc.w	r9, r9, r1
   812ae:	ea4f 0389 	mov.w	r3, r9, lsl #2
   812b2:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
   812b6:	ea4f 0288 	mov.w	r2, r8, lsl #2
   812ba:	1880      	adds	r0, r0, r2
   812bc:	4159      	adcs	r1, r3
   812be:	00cb      	lsls	r3, r1, #3
   812c0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
   812c4:	00c2      	lsls	r2, r0, #3
   812c6:	4610      	mov	r0, r2
   812c8:	4619      	mov	r1, r3
   812ca:	22c8      	movs	r2, #200	; 0xc8
   812cc:	2300      	movs	r3, #0
   812ce:	47a0      	blx	r4
	uint32_t Denominator = (uint32_t)Afr * (Temperature + 273);  
   812d0:	f105 02e9 	add.w	r2, r5, #233	; 0xe9
	uint64_t InjectorTime = Numerator / Denominator;
   812d4:	fb06 f202 	mul.w	r2, r6, r2
   812d8:	2300      	movs	r3, #0
   812da:	47a0      	blx	r4
   812dc:	4605      	mov	r5, r0
   812de:	460e      	mov	r6, r1
	uint16_t gammaEnrich = fuelcalc_GammaEnrich();
   812e0:	4b0a      	ldr	r3, [pc, #40]	; (8130c <fuelcalc_pulsewidth+0xf4>)
   812e2:	4798      	blx	r3
	InjectorTime = (InjectorTime * gammaEnrich) /100;
   812e4:	b282      	uxth	r2, r0
   812e6:	fba2 0105 	umull	r0, r1, r2, r5
   812ea:	fb02 1106 	mla	r1, r2, r6, r1
   812ee:	2264      	movs	r2, #100	; 0x64
   812f0:	2300      	movs	r3, #0
   812f2:	47a0      	blx	r4
}
   812f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   812f8:	20071484 	.word	0x20071484
   812fc:	20070f24 	.word	0x20070f24
   81300:	20071d3c 	.word	0x20071d3c
   81304:	02255100 	.word	0x02255100
   81308:	00083715 	.word	0x00083715
   8130c:	0008116d 	.word	0x0008116d
   81310:	00081c15 	.word	0x00081c15

00081314 <cylinder_init>:
	table_init();
	cylinder_init();
}

void cylinder_init(void)
{
   81314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81318:	b083      	sub	sp, #12
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8131a:	4b57      	ldr	r3, [pc, #348]	; (81478 <cylinder_init+0x164>)
   8131c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81320:	091b      	lsrs	r3, r3, #4
   81322:	d040      	beq.n	813a6 <cylinder_init+0x92>
   81324:	2000      	movs	r0, #0
   81326:	4601      	mov	r1, r0
	{
		cylinder[i].IgnCntTimingOn = 0;
   81328:	4c54      	ldr	r4, [pc, #336]	; (8147c <cylinder_init+0x168>)
   8132a:	4602      	mov	r2, r0
		cylinder[i].InjCntTimingOff = 0;
		cylinder[i].InjToothOn = 0;
		cylinder[i].InjToothOff = 0;
		cylinder[i].InjEventPending = FALSE;
		cylinder[i].InjEventOnSameTooth = FALSE;
		cylinder[i].Ign_pio = PIOC;
   8132c:	4d54      	ldr	r5, [pc, #336]	; (81480 <cylinder_init+0x16c>)
		cylinder[i].Inj_pio = PIOC;
		
		Tc *Timer;
		// Initialize timer
		if (i < 3) // TC0
			Timer = TC0;
   8132e:	f8df 8160 	ldr.w	r8, [pc, #352]	; 81490 <cylinder_init+0x17c>
		else if (i < 6) // TC1
			Timer = TC1;
		else // TC2
			Timer = TC2;
   81332:	f8df c160 	ldr.w	ip, [pc, #352]	; 81494 <cylinder_init+0x180>
   81336:	f8df e160 	ldr.w	lr, [pc, #352]	; 81498 <cylinder_init+0x184>
		cylinder[i].Tc_channel = &Timer->TC_CHANNEL[i%3];
   8133a:	4f52      	ldr	r7, [pc, #328]	; (81484 <cylinder_init+0x170>)
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8133c:	4e4e      	ldr	r6, [pc, #312]	; (81478 <cylinder_init+0x164>)
   8133e:	e016      	b.n	8136e <cylinder_init+0x5a>
			Timer = TC0;
   81340:	46c1      	mov	r9, r8
		cylinder[i].Tc_channel = &Timer->TC_CHANNEL[i%3];
   81342:	fba7 a301 	umull	sl, r3, r7, r1
   81346:	085b      	lsrs	r3, r3, #1
   81348:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   8134c:	1acb      	subs	r3, r1, r3
   8134e:	b2db      	uxtb	r3, r3
   81350:	eb09 1383 	add.w	r3, r9, r3, lsl #6
   81354:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
   81358:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   8135c:	6383      	str	r3, [r0, #56]	; 0x38
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8135e:	3101      	adds	r1, #1
   81360:	b2c9      	uxtb	r1, r1
   81362:	4608      	mov	r0, r1
   81364:	f896 3036 	ldrb.w	r3, [r6, #54]	; 0x36
   81368:	ebb1 1f13 	cmp.w	r1, r3, lsr #4
   8136c:	da1b      	bge.n	813a6 <cylinder_init+0x92>
		cylinder[i].IgnCntTimingOn = 0;
   8136e:	ebc0 1900 	rsb	r9, r0, r0, lsl #4
   81372:	eb04 0389 	add.w	r3, r4, r9, lsl #2
   81376:	f844 2029 	str.w	r2, [r4, r9, lsl #2]
		cylinder[i].IgnCntTimingOff = 0;
   8137a:	605a      	str	r2, [r3, #4]
		cylinder[i].IgnToothOn = 0;
   8137c:	609a      	str	r2, [r3, #8]
		cylinder[i].IgnToothOff = 0;
   8137e:	60da      	str	r2, [r3, #12]
		cylinder[i].IgnEventPending = FALSE;
   81380:	741a      	strb	r2, [r3, #16]
		cylinder[i].IgnEventOnSameTooth = FALSE;
   81382:	745a      	strb	r2, [r3, #17]
		cylinder[i].InjCntTimingOn = 0;
   81384:	615a      	str	r2, [r3, #20]
		cylinder[i].InjCntTimingOff = 0;
   81386:	619a      	str	r2, [r3, #24]
		cylinder[i].InjToothOn = 0;
   81388:	61da      	str	r2, [r3, #28]
		cylinder[i].InjToothOff = 0;
   8138a:	621a      	str	r2, [r3, #32]
		cylinder[i].InjEventPending = FALSE;
   8138c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		cylinder[i].InjEventOnSameTooth = FALSE;
   81390:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		cylinder[i].Ign_pio = PIOC;
   81394:	62dd      	str	r5, [r3, #44]	; 0x2c
		cylinder[i].Inj_pio = PIOC;
   81396:	635d      	str	r5, [r3, #52]	; 0x34
		if (i < 3) // TC0
   81398:	2902      	cmp	r1, #2
   8139a:	d9d1      	bls.n	81340 <cylinder_init+0x2c>
			Timer = TC2;
   8139c:	2905      	cmp	r1, #5
   8139e:	bf94      	ite	ls
   813a0:	46e1      	movls	r9, ip
   813a2:	46f1      	movhi	r9, lr
   813a4:	e7cd      	b.n	81342 <cylinder_init+0x2e>
	}
	cylinder[1].Inj_pio = PIOD; // Because the board developer did not thought it through :)
   813a6:	4b35      	ldr	r3, [pc, #212]	; (8147c <cylinder_init+0x168>)
   813a8:	4a37      	ldr	r2, [pc, #220]	; (81488 <cylinder_init+0x174>)
   813aa:	671a      	str	r2, [r3, #112]	; 0x70
	cylinder[0].IgnOutputPin = IGN1_OUT;
   813ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   813b0:	629a      	str	r2, [r3, #40]	; 0x28
	cylinder[1].IgnOutputPin = IGN2_OUT;
   813b2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   813b6:	665a      	str	r2, [r3, #100]	; 0x64
	cylinder[2].IgnOutputPin = IGN3_OUT;
   813b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   813bc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	cylinder[3].IgnOutputPin = IGN4_OUT;
   813c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   813c4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	cylinder[4].IgnOutputPin = IGN5_OUT;
   813c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   813cc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	cylinder[5].IgnOutputPin = IGN6_OUT;
   813d0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   813d4:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	cylinder[6].IgnOutputPin = IGN7_OUT;
   813d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   813dc:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	cylinder[7].IgnOutputPin = IGN8_OUT;
   813e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   813e4:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	cylinder[0].InjOutputPin = INJ1_OUT;
   813e8:	2202      	movs	r2, #2
   813ea:	631a      	str	r2, [r3, #48]	; 0x30
	cylinder[1].InjOutputPin = INJ2_OUT;
   813ec:	2201      	movs	r2, #1
   813ee:	66da      	str	r2, [r3, #108]	; 0x6c
	cylinder[2].InjOutputPin = INJ3_OUT;
   813f0:	2208      	movs	r2, #8
   813f2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	cylinder[3].InjOutputPin = INJ4_OUT;
   813f6:	2220      	movs	r2, #32
   813f8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	cylinder[4].InjOutputPin = INJ5_OUT;
   813fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81400:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	cylinder[5].InjOutputPin = INJ6_OUT;
   81404:	2280      	movs	r2, #128	; 0x80
   81406:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	cylinder[6].InjOutputPin = INJ7_OUT;
   8140a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8140e:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	cylinder[7].InjOutputPin = INJ8_OUT;
   81412:	f44f 7200 	mov.w	r2, #512	; 0x200
   81416:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8141a:	4b17      	ldr	r3, [pc, #92]	; (81478 <cylinder_init+0x164>)
   8141c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   81420:	091b      	lsrs	r3, r3, #4
   81422:	d026      	beq.n	81472 <cylinder_init+0x15e>
   81424:	f04f 0b00 	mov.w	fp, #0
   81428:	465e      	mov	r6, fp
	{
		pio_set_output(cylinder[i].Ign_pio, cylinder[i].IgnOutputPin, LOW, FALSE, FALSE);
   8142a:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8147c <cylinder_init+0x168>
   8142e:	4f17      	ldr	r7, [pc, #92]	; (8148c <cylinder_init+0x178>)
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81430:	f8df 9044 	ldr.w	r9, [pc, #68]	; 81478 <cylinder_init+0x164>
		pio_set_output(cylinder[i].Ign_pio, cylinder[i].IgnOutputPin, LOW, FALSE, FALSE);
   81434:	ea4f 150b 	mov.w	r5, fp, lsl #4
   81438:	eba5 0a0b 	sub.w	sl, r5, fp
   8143c:	eb08 0a8a 	add.w	sl, r8, sl, lsl #2
   81440:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
   81444:	f8da 1028 	ldr.w	r1, [sl, #40]	; 0x28
   81448:	2400      	movs	r4, #0
   8144a:	9400      	str	r4, [sp, #0]
   8144c:	4623      	mov	r3, r4
   8144e:	4622      	mov	r2, r4
   81450:	47b8      	blx	r7
		pio_set_output(cylinder[i].Inj_pio, cylinder[i].InjOutputPin, LOW, FALSE, FALSE);
   81452:	f8da 0034 	ldr.w	r0, [sl, #52]	; 0x34
   81456:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
   8145a:	9400      	str	r4, [sp, #0]
   8145c:	4623      	mov	r3, r4
   8145e:	4622      	mov	r2, r4
   81460:	47b8      	blx	r7
	for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   81462:	3601      	adds	r6, #1
   81464:	b2f6      	uxtb	r6, r6
   81466:	46b3      	mov	fp, r6
   81468:	f899 3036 	ldrb.w	r3, [r9, #54]	; 0x36
   8146c:	ebb6 1f13 	cmp.w	r6, r3, lsr #4
   81470:	dbe0      	blt.n	81434 <cylinder_init+0x120>
	}
}
   81472:	b003      	add	sp, #12
   81474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81478:	20070ff4 	.word	0x20070ff4
   8147c:	20070e34 	.word	0x20070e34
   81480:	400e1200 	.word	0x400e1200
   81484:	aaaaaaab 	.word	0xaaaaaaab
   81488:	400e1400 	.word	0x400e1400
   8148c:	00080481 	.word	0x00080481
   81490:	40080000 	.word	0x40080000
   81494:	40084000 	.word	0x40084000
   81498:	40088000 	.word	0x40088000

0008149c <global_init>:
{
   8149c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	DebugCounter = 0;
   8149e:	2300      	movs	r3, #0
   814a0:	4a46      	ldr	r2, [pc, #280]	; (815bc <global_init+0x120>)
   814a2:	6013      	str	r3, [r2, #0]
	isDebug = 0;
   814a4:	4a46      	ldr	r2, [pc, #280]	; (815c0 <global_init+0x124>)
   814a6:	6013      	str	r3, [r2, #0]
	GlobalTimerFreqADCScaler = 50;
   814a8:	2132      	movs	r1, #50	; 0x32
   814aa:	4a46      	ldr	r2, [pc, #280]	; (815c4 <global_init+0x128>)
   814ac:	8011      	strh	r1, [r2, #0]
	GlobalTimerFreqUARTScaler = 1;
   814ae:	2401      	movs	r4, #1
   814b0:	4a45      	ldr	r2, [pc, #276]	; (815c8 <global_init+0x12c>)
   814b2:	8014      	strh	r4, [r2, #0]
	GlobalTimerFreqTelemetryScaler = 1;
   814b4:	4a45      	ldr	r2, [pc, #276]	; (815cc <global_init+0x130>)
   814b6:	8014      	strh	r4, [r2, #0]
	CrankCurrCycleCounts = 0;
   814b8:	4a45      	ldr	r2, [pc, #276]	; (815d0 <global_init+0x134>)
   814ba:	6013      	str	r3, [r2, #0]
	CrankPrevCycleCounts = 0;
   814bc:	4a45      	ldr	r2, [pc, #276]	; (815d4 <global_init+0x138>)
   814be:	6013      	str	r3, [r2, #0]
	CamCurrCycleCounts = 0;
   814c0:	4a45      	ldr	r2, [pc, #276]	; (815d8 <global_init+0x13c>)
   814c2:	6013      	str	r3, [r2, #0]
	CrankTimerCounts = 0;
   814c4:	4a45      	ldr	r2, [pc, #276]	; (815dc <global_init+0x140>)
   814c6:	6013      	str	r3, [r2, #0]
	CamTimerCounts = 0;
   814c8:	4a45      	ldr	r2, [pc, #276]	; (815e0 <global_init+0x144>)
   814ca:	6013      	str	r3, [r2, #0]
	CrankTooth = 0;
   814cc:	4a45      	ldr	r2, [pc, #276]	; (815e4 <global_init+0x148>)
   814ce:	7013      	strb	r3, [r2, #0]
	CrankToothCounter = 0;
   814d0:	4a45      	ldr	r2, [pc, #276]	; (815e8 <global_init+0x14c>)
   814d2:	6013      	str	r3, [r2, #0]
	CrankSignalFlag = FALSE;
   814d4:	4a45      	ldr	r2, [pc, #276]	; (815ec <global_init+0x150>)
   814d6:	7013      	strb	r3, [r2, #0]
	CamSignalFlag = FALSE;
   814d8:	4a45      	ldr	r2, [pc, #276]	; (815f0 <global_init+0x154>)
   814da:	7013      	strb	r3, [r2, #0]
	CrankRevCounts = 0;
   814dc:	4a45      	ldr	r2, [pc, #276]	; (815f4 <global_init+0x158>)
   814de:	6013      	str	r3, [r2, #0]
	LastCrankRevCounts = 0;
   814e0:	4a45      	ldr	r2, [pc, #276]	; (815f8 <global_init+0x15c>)
   814e2:	6013      	str	r3, [r2, #0]
	storage_struct_read_eeprom_init(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);
   814e4:	4d45      	ldr	r5, [pc, #276]	; (815fc <global_init+0x160>)
   814e6:	f241 3288 	movw	r2, #5000	; 0x1388
   814ea:	214a      	movs	r1, #74	; 0x4a
   814ec:	4628      	mov	r0, r5
   814ee:	4f44      	ldr	r7, [pc, #272]	; (81600 <global_init+0x164>)
   814f0:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);
   814f2:	4e44      	ldr	r6, [pc, #272]	; (81604 <global_init+0x168>)
   814f4:	f241 4250 	movw	r2, #5200	; 0x1450
   814f8:	2140      	movs	r1, #64	; 0x40
   814fa:	4630      	mov	r0, r6
   814fc:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);
   814fe:	f241 5218 	movw	r2, #5400	; 0x1518
   81502:	2140      	movs	r1, #64	; 0x40
   81504:	4840      	ldr	r0, [pc, #256]	; (81608 <global_init+0x16c>)
   81506:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);
   81508:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   8150c:	2140      	movs	r1, #64	; 0x40
   8150e:	483f      	ldr	r0, [pc, #252]	; (8160c <global_init+0x170>)
   81510:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);
   81512:	f241 62a8 	movw	r2, #5800	; 0x16a8
   81516:	21a0      	movs	r1, #160	; 0xa0
   81518:	483d      	ldr	r0, [pc, #244]	; (81610 <global_init+0x174>)
   8151a:	47b8      	blx	r7
	storage_struct_read_eeprom_init(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);
   8151c:	f241 7270 	movw	r2, #6000	; 0x1770
   81520:	21c0      	movs	r1, #192	; 0xc0
   81522:	483c      	ldr	r0, [pc, #240]	; (81614 <global_init+0x178>)
   81524:	47b8      	blx	r7
	TachEvents = engine_config2.NrCylinders / 2; // TODO: should be divided by one for two stroke
   81526:	f895 3036 	ldrb.w	r3, [r5, #54]	; 0x36
   8152a:	095b      	lsrs	r3, r3, #5
   8152c:	493a      	ldr	r1, [pc, #232]	; (81618 <global_init+0x17c>)
   8152e:	800b      	strh	r3, [r1, #0]
	TachPulse = engine_config4.TriggerTeethCount/TachEvents; // Calculate new RPM every half of the trigger wheel (24 tooths)
   81530:	7bf3      	ldrb	r3, [r6, #15]
   81532:	b2db      	uxtb	r3, r3
   81534:	880a      	ldrh	r2, [r1, #0]
   81536:	b292      	uxth	r2, r2
   81538:	fb93 f3f2 	sdiv	r3, r3, r2
   8153c:	4a37      	ldr	r2, [pc, #220]	; (8161c <global_init+0x180>)
   8153e:	7013      	strb	r3, [r2, #0]
	TachEventDelayTeeths = (engine_config4.TriggerTeethCount * engine_config4.TriggerAngle) / (360);
   81540:	7bf3      	ldrb	r3, [r6, #15]
   81542:	8832      	ldrh	r2, [r6, #0]
   81544:	b212      	sxth	r2, r2
   81546:	fb03 f302 	mul.w	r3, r3, r2
   8154a:	4a35      	ldr	r2, [pc, #212]	; (81620 <global_init+0x184>)
   8154c:	fb82 0203 	smull	r0, r2, r2, r3
   81550:	441a      	add	r2, r3
   81552:	17db      	asrs	r3, r3, #31
   81554:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   81558:	b2db      	uxtb	r3, r3
   8155a:	4a32      	ldr	r2, [pc, #200]	; (81624 <global_init+0x188>)
   8155c:	7013      	strb	r3, [r2, #0]
	TachCrankDegreeInterval = 360 / TachEvents;
   8155e:	880b      	ldrh	r3, [r1, #0]
   81560:	b29a      	uxth	r2, r3
   81562:	f44f 73b4 	mov.w	r3, #360	; 0x168
   81566:	fb93 f3f2 	sdiv	r3, r3, r2
   8156a:	4a2f      	ldr	r2, [pc, #188]	; (81628 <global_init+0x18c>)
   8156c:	8013      	strh	r3, [r2, #0]
	CrankToothDegreeInterval = CRANK_DEGREE_RESOLUTION / engine_config4.TriggerTeethCount;
   8156e:	7bf3      	ldrb	r3, [r6, #15]
   81570:	b2da      	uxtb	r2, r3
   81572:	f44f 6361 	mov.w	r3, #3600	; 0xe10
   81576:	fb93 f3f2 	sdiv	r3, r3, r2
   8157a:	4a2c      	ldr	r2, [pc, #176]	; (8162c <global_init+0x190>)
   8157c:	6013      	str	r3, [r2, #0]
	InjectorOpenTime = engine_config2.injOpen * 1000; // injOpen is in 100 of s, convert it to 100 of ns
   8157e:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
   81582:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
   81586:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   8158a:	00db      	lsls	r3, r3, #3
   8158c:	b29b      	uxth	r3, r3
   8158e:	4a28      	ldr	r2, [pc, #160]	; (81630 <global_init+0x194>)
   81590:	8013      	strh	r3, [r2, #0]
	engine_config2.FiringOrder[0] = 1;
   81592:	f885 4042 	strb.w	r4, [r5, #66]	; 0x42
	engine_config2.FiringOrder[1] = 2;
   81596:	2302      	movs	r3, #2
   81598:	f885 3043 	strb.w	r3, [r5, #67]	; 0x43
	engine_config2.FiringOrder[2] = 4;
   8159c:	2304      	movs	r3, #4
   8159e:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	engine_config2.FiringOrder[3] = 3;
   815a2:	2303      	movs	r3, #3
   815a4:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	storage_init_struct_to_zero(&engine_realtime, sizeof(engine_realtime));
   815a8:	2122      	movs	r1, #34	; 0x22
   815aa:	4822      	ldr	r0, [pc, #136]	; (81634 <global_init+0x198>)
   815ac:	4b22      	ldr	r3, [pc, #136]	; (81638 <global_init+0x19c>)
   815ae:	4798      	blx	r3
	table_init();
   815b0:	4b22      	ldr	r3, [pc, #136]	; (8163c <global_init+0x1a0>)
   815b2:	4798      	blx	r3
	cylinder_init();
   815b4:	4b22      	ldr	r3, [pc, #136]	; (81640 <global_init+0x1a4>)
   815b6:	4798      	blx	r3
   815b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   815ba:	bf00      	nop
   815bc:	20070a28 	.word	0x20070a28
   815c0:	20071d58 	.word	0x20071d58
   815c4:	20071934 	.word	0x20071934
   815c8:	20071918 	.word	0x20071918
   815cc:	20071d54 	.word	0x20071d54
   815d0:	20070a2c 	.word	0x20070a2c
   815d4:	20072270 	.word	0x20072270
   815d8:	200709d0 	.word	0x200709d0
   815dc:	200709c8 	.word	0x200709c8
   815e0:	200714a8 	.word	0x200714a8
   815e4:	200721c9 	.word	0x200721c9
   815e8:	20071db8 	.word	0x20071db8
   815ec:	2007227c 	.word	0x2007227c
   815f0:	20071db4 	.word	0x20071db4
   815f4:	200709e0 	.word	0x200709e0
   815f8:	200709d8 	.word	0x200709d8
   815fc:	20070ff4 	.word	0x20070ff4
   81600:	00081f4d 	.word	0x00081f4d
   81604:	20071040 	.word	0x20071040
   81608:	200709e4 	.word	0x200709e4
   8160c:	20071d5c 	.word	0x20071d5c
   81610:	200721cc 	.word	0x200721cc
   81614:	20070f34 	.word	0x20070f34
   81618:	20071080 	.word	0x20071080
   8161c:	2007227e 	.word	0x2007227e
   81620:	b60b60b7 	.word	0xb60b60b7
   81624:	200718ba 	.word	0x200718ba
   81628:	20071916 	.word	0x20071916
   8162c:	20071db0 	.word	0x20071db0
   81630:	200709c6 	.word	0x200709c6
   81634:	20071484 	.word	0x20071484
   81638:	00081f61 	.word	0x00081f61
   8163c:	0008203d 	.word	0x0008203d
   81640:	00081315 	.word	0x00081315

00081644 <global_toggle_pin>:

void global_toggle_pin(Pio *PioInterface, uint32_t Pin)
{
	uint32_t Status = PioInterface->PIO_ODSR; // Should return 0 or 
   81644:	6b83      	ldr	r3, [r0, #56]	; 0x38
	if (Status & Pin)
   81646:	420b      	tst	r3, r1
		PioInterface->PIO_CODR = Pin;
   81648:	bf14      	ite	ne
   8164a:	6341      	strne	r1, [r0, #52]	; 0x34
	else
		PioInterface->PIO_SODR = Pin;
   8164c:	6301      	streq	r1, [r0, #48]	; 0x30
   8164e:	4770      	bx	lr

00081650 <igncalc_ign_time_teeth>:
// Calculate the amount of teeth to skip for the next ignition event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint16_t igncalc_ign_time_teeth(uint16_t ign_degree)
{
	uint32_t temp = ((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL;
   81650:	f5c0 60e1 	rsb	r0, r0, #1800	; 0x708
   81654:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81658:	0040      	lsls	r0, r0, #1
   8165a:	4b08      	ldr	r3, [pc, #32]	; (8167c <igncalc_ign_time_teeth+0x2c>)
   8165c:	fb83 2300 	smull	r2, r3, r3, r0
   81660:	4403      	add	r3, r0
   81662:	17c0      	asrs	r0, r0, #31
   81664:	ebc0 10e3 	rsb	r0, r0, r3, asr #7
	uint32_t temp1 = (temp * (CRANK_TEETH/TACH_EVENTS))/100;
   81668:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   8166c:	0080      	lsls	r0, r0, #2
   8166e:	4b04      	ldr	r3, [pc, #16]	; (81680 <igncalc_ign_time_teeth+0x30>)
   81670:	fba3 3000 	umull	r3, r0, r3, r0
// 			uart_transfer('R'); uart_print_int(temp1); uart_new_line();
// 		}
// 		
// 		return	temp1;
// 	}
}
   81674:	f3c0 104f 	ubfx	r0, r0, #5, #16
   81678:	4770      	bx	lr
   8167a:	bf00      	nop
   8167c:	b60b60b7 	.word	0xb60b60b7
   81680:	51eb851f 	.word	0x51eb851f

00081684 <igncalc_ign_time_interval>:

// Calculate the time between 2 teeth
// Returns the counts to interval from the current tooth
// Example: Skip 7,4 teeth ---> the function uses the decimal number 0,4 to calculate the spark event
uint32_t igncalc_ign_time_interval(uint16_t ign_degree)
{
   81684:	b510      	push	{r4, lr}
   81686:	4604      	mov	r4, r0
	uint32_t temp1;
	if (IgnATDC)
   81688:	4b1c      	ldr	r3, [pc, #112]	; (816fc <igncalc_ign_time_interval+0x78>)
   8168a:	781b      	ldrb	r3, [r3, #0]
   8168c:	b9f3      	cbnz	r3, 816cc <igncalc_ign_time_interval+0x48>
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
	}
	else
	{
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 - ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   8168e:	4b1c      	ldr	r3, [pc, #112]	; (81700 <igncalc_ign_time_interval+0x7c>)
   81690:	4798      	blx	r3
   81692:	f5c4 64e1 	rsb	r4, r4, #1800	; 0x708
   81696:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   8169a:	0064      	lsls	r4, r4, #1
   8169c:	4b19      	ldr	r3, [pc, #100]	; (81704 <igncalc_ign_time_interval+0x80>)
   8169e:	fb83 2304 	smull	r2, r3, r3, r4
   816a2:	4423      	add	r3, r4
   816a4:	17e4      	asrs	r4, r4, #31
   816a6:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   816aa:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   816ae:	f06f 0363 	mvn.w	r3, #99	; 0x63
   816b2:	fb03 f000 	mul.w	r0, r3, r0
   816b6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
	}
	
	return (temp1 * CrankPrevCycleCounts)/100;
   816ba:	4b13      	ldr	r3, [pc, #76]	; (81708 <igncalc_ign_time_interval+0x84>)
   816bc:	6818      	ldr	r0, [r3, #0]
   816be:	fb00 f404 	mul.w	r4, r0, r4
   816c2:	4812      	ldr	r0, [pc, #72]	; (8170c <igncalc_ign_time_interval+0x88>)
   816c4:	fba0 3004 	umull	r3, r0, r0, r4
}
   816c8:	0940      	lsrs	r0, r0, #5
   816ca:	bd10      	pop	{r4, pc}
		temp1 = (((CRANK_DEGREE_INTERVAL * 10 + ign_degree) * 10) / CRANK_DEGREE_INTERVAL) * (CRANK_TEETH/TACH_EVENTS) - (igncalc_ign_time_teeth(ign_degree) * 100);
   816cc:	4b0c      	ldr	r3, [pc, #48]	; (81700 <igncalc_ign_time_interval+0x7c>)
   816ce:	4798      	blx	r3
   816d0:	f504 64e1 	add.w	r4, r4, #1800	; 0x708
   816d4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   816d8:	0064      	lsls	r4, r4, #1
   816da:	4b0a      	ldr	r3, [pc, #40]	; (81704 <igncalc_ign_time_interval+0x80>)
   816dc:	fb83 2304 	smull	r2, r3, r3, r4
   816e0:	4423      	add	r3, r4
   816e2:	17e4      	asrs	r4, r4, #31
   816e4:	ebc4 14e3 	rsb	r4, r4, r3, asr #7
   816e8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   816ec:	f06f 0363 	mvn.w	r3, #99	; 0x63
   816f0:	fb03 f000 	mul.w	r0, r3, r0
   816f4:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   816f8:	e7df      	b.n	816ba <igncalc_ign_time_interval+0x36>
   816fa:	bf00      	nop
   816fc:	20071d38 	.word	0x20071d38
   81700:	00081651 	.word	0x00081651
   81704:	b60b60b7 	.word	0xb60b60b7
   81708:	20072270 	.word	0x20072270
   8170c:	51eb851f 	.word	0x51eb851f

00081710 <igncalc_dwell_correction>:


// Correction for dwell in regards to battery voltage
// Returns the dwell correction in percentage (%) 0 - 255% depending on the parameters set in TunerStudio
uint8_t igncalc_dwell_correction(void)
{
   81710:	b510      	push	{r4, lr}
   81712:	b082      	sub	sp, #8
	uint8_t voltage = engine_realtime.BattVolt;
   81714:	4b05      	ldr	r3, [pc, #20]	; (8172c <igncalc_dwell_correction+0x1c>)
   81716:	7a5a      	ldrb	r2, [r3, #9]
	uint32_t totalDwell = math_interpolation_vector(&engine_config6.BattRefVoltBins, &engine_config4.DwellCorrectionValues, voltage, 1, sizeof(engine_config4.DwellCorrectionValues));
   81718:	2306      	movs	r3, #6
   8171a:	9300      	str	r3, [sp, #0]
   8171c:	2301      	movs	r3, #1
   8171e:	4904      	ldr	r1, [pc, #16]	; (81730 <igncalc_dwell_correction+0x20>)
   81720:	4804      	ldr	r0, [pc, #16]	; (81734 <igncalc_dwell_correction+0x24>)
   81722:	4c05      	ldr	r4, [pc, #20]	; (81738 <igncalc_dwell_correction+0x28>)
   81724:	47a0      	blx	r4
	return totalDwell;
}
   81726:	b2c0      	uxtb	r0, r0
   81728:	b002      	add	sp, #8
   8172a:	bd10      	pop	{r4, pc}
   8172c:	20071484 	.word	0x20071484
   81730:	20071060 	.word	0x20071060
   81734:	200709f3 	.word	0x200709f3
   81738:	00081cf9 	.word	0x00081cf9

0008173c <igncalc_dwell_degree>:
{
   8173c:	b508      	push	{r3, lr}
	uint8_t correction = igncalc_dwell_correction();
   8173e:	4b18      	ldr	r3, [pc, #96]	; (817a0 <igncalc_dwell_degree+0x64>)
   81740:	4798      	blx	r3
	uint16_t totalDwellms = (engine_config4.DwellTimeRunning * correction)/100; // tenths of milliseconds 
   81742:	4918      	ldr	r1, [pc, #96]	; (817a4 <igncalc_dwell_degree+0x68>)
   81744:	7b8b      	ldrb	r3, [r1, #14]
   81746:	fb03 f000 	mul.w	r0, r3, r0
   8174a:	4a17      	ldr	r2, [pc, #92]	; (817a8 <igncalc_dwell_degree+0x6c>)
   8174c:	fb82 3200 	smull	r3, r2, r2, r0
   81750:	17c3      	asrs	r3, r0, #31
   81752:	ebc3 1362 	rsb	r3, r3, r2, asr #5
   81756:	b29b      	uxth	r3, r3
	if ((totalDwellms > (engine_config4.DwellLimit * 10)) && engine_config4.DwellLimitEnable)
   81758:	7fca      	ldrb	r2, [r1, #31]
   8175a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8175e:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
   81762:	dd07      	ble.n	81774 <igncalc_dwell_degree+0x38>
   81764:	7b0a      	ldrb	r2, [r1, #12]
   81766:	f012 0f02 	tst.w	r2, #2
   8176a:	d003      	beq.n	81774 <igncalc_dwell_degree+0x38>
		totalDwellms = engine_config4.DwellLimit * 10;
   8176c:	7fcb      	ldrb	r3, [r1, #31]
   8176e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81772:	005b      	lsls	r3, r3, #1
	engine_realtime.Dwell = totalDwellms;
   81774:	b2d9      	uxtb	r1, r3
   81776:	4a0d      	ldr	r2, [pc, #52]	; (817ac <igncalc_dwell_degree+0x70>)
   81778:	70d1      	strb	r1, [r2, #3]
	return (3600*temp2)/LastCrankRevCounts;
   8177a:	4a0d      	ldr	r2, [pc, #52]	; (817b0 <igncalc_dwell_degree+0x74>)
   8177c:	6810      	ldr	r0, [r2, #0]
	uint32_t temp2 = ((GLOBAL_TIMER_FREQ/1000)*totalDwellms)/10;
   8177e:	f640 2241 	movw	r2, #2625	; 0xa41
   81782:	fb02 f303 	mul.w	r3, r2, r3
   81786:	4a0b      	ldr	r2, [pc, #44]	; (817b4 <igncalc_dwell_degree+0x78>)
   81788:	fb82 1203 	smull	r1, r2, r2, r3
   8178c:	17db      	asrs	r3, r3, #31
   8178e:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
	return (3600*temp2)/LastCrankRevCounts;
   81792:	f44f 6261 	mov.w	r2, #3600	; 0xe10
   81796:	fb02 f303 	mul.w	r3, r2, r3
}
   8179a:	fbb3 f0f0 	udiv	r0, r3, r0
   8179e:	bd08      	pop	{r3, pc}
   817a0:	00081711 	.word	0x00081711
   817a4:	20071040 	.word	0x20071040
   817a8:	51eb851f 	.word	0x51eb851f
   817ac:	20071484 	.word	0x20071484
   817b0:	200709d8 	.word	0x200709d8
   817b4:	66666667 	.word	0x66666667

000817b8 <interrupts_enable_interrupt_vector>:

#include "interrupts.h"

/* Initialize nested vector interrupts */
void interrupts_enable_interrupt_vector(uint32_t IRQN, uint32_t Priority)
{
   817b8:	b410      	push	{r4}
	NVIC_DisableIRQ(IRQN);
   817ba:	b242      	sxtb	r2, r0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   817bc:	b2c0      	uxtb	r0, r0
   817be:	f000 031f 	and.w	r3, r0, #31
   817c2:	2401      	movs	r4, #1
   817c4:	409c      	lsls	r4, r3
   817c6:	0953      	lsrs	r3, r2, #5
   817c8:	009b      	lsls	r3, r3, #2
   817ca:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   817ce:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   817d2:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   817d6:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
   817da:	2a00      	cmp	r2, #0
   817dc:	db0a      	blt.n	817f4 <interrupts_enable_interrupt_vector+0x3c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   817de:	0109      	lsls	r1, r1, #4
   817e0:	b2c9      	uxtb	r1, r1
   817e2:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   817e6:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
   817ea:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   817ee:	601c      	str	r4, [r3, #0]
	NVIC_ClearPendingIRQ(IRQN);
	NVIC_SetPriority(IRQN, Priority); 
	NVIC_EnableIRQ(IRQN);
}
   817f0:	bc10      	pop	{r4}
   817f2:	4770      	bx	lr
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   817f4:	f000 000f 	and.w	r0, r0, #15
   817f8:	0109      	lsls	r1, r1, #4
   817fa:	b2c9      	uxtb	r1, r1
   817fc:	4a01      	ldr	r2, [pc, #4]	; (81804 <interrupts_enable_interrupt_vector+0x4c>)
   817fe:	5411      	strb	r1, [r2, r0]
   81800:	e7f5      	b.n	817ee <interrupts_enable_interrupt_vector+0x36>
   81802:	bf00      	nop
   81804:	e000ed14 	.word	0xe000ed14

00081808 <interrupts_enable_pio>:


void interrupts_enable_pio(uint32_t PeripheralID, uint32_t Pin, uint32_t Priority, uint8_t Mode)
{
   81808:	b570      	push	{r4, r5, r6, lr}
	// Check if the programmer is legit
	if (PeripheralID < ID_PIOA || PeripheralID > ID_PIOD)	// PIOD is the last register in SAM3x8e
   8180a:	f1a0 040b 	sub.w	r4, r0, #11
   8180e:	2c03      	cmp	r4, #3
   81810:	d82a      	bhi.n	81868 <interrupts_enable_pio+0x60>
		return;
	
	// Enable interrupt registers 
	PMC->PMC_PCER0	=	(1 << PeripheralID);				// Enable the peripheral clock for port A
   81812:	2401      	movs	r4, #1
   81814:	4084      	lsls	r4, r0
   81816:	4d15      	ldr	r5, [pc, #84]	; (8186c <interrupts_enable_pio+0x64>)
   81818:	612c      	str	r4, [r5, #16]
	
	// Choose the correct peripheral controller
	Pio *CurrentPio;
	switch (PeripheralID)
   8181a:	f1a0 040b 	sub.w	r4, r0, #11
   8181e:	2c03      	cmp	r4, #3
   81820:	d804      	bhi.n	8182c <interrupts_enable_pio+0x24>
   81822:	e8df f004 	tbb	[pc, r4]
   81826:	0e02      	.short	0x0e02
   81828:	1210      	.short	0x1210
	{
		case ID_PIOA:
			CurrentPio = PIOA;
   8182a:	4e11      	ldr	r6, [pc, #68]	; (81870 <interrupts_enable_pio+0x68>)
   8182c:	461d      	mov	r5, r3
   8182e:	460c      	mov	r4, r1
			CurrentPio = PIOD;
			break;
		default: // SHOULD NEVER HAPPEN, because of if function above
			break;
	}
	CurrentPio->PIO_IER	=	Pin;										// Enable the interrupt register on the configured pin
   81830:	6431      	str	r1, [r6, #64]	; 0x40
	interrupts_enable_interrupt_vector(PeripheralID, Priority);		// Enable nested interrupt vector and set priority for the configured controller
   81832:	4611      	mov	r1, r2
   81834:	4b0f      	ldr	r3, [pc, #60]	; (81874 <interrupts_enable_pio+0x6c>)
   81836:	4798      	blx	r3
	
	// Select the interrupt mode, if the programmer is stupid the default mode will be pin change
	switch (Mode)
   81838:	2d01      	cmp	r5, #1
   8183a:	d008      	beq.n	8184e <interrupts_enable_pio+0x46>
   8183c:	2d02      	cmp	r5, #2
   8183e:	d00d      	beq.n	8185c <interrupts_enable_pio+0x54>
   81840:	bd70      	pop	{r4, r5, r6, pc}
			CurrentPio = PIOB;
   81842:	4e0d      	ldr	r6, [pc, #52]	; (81878 <interrupts_enable_pio+0x70>)
			break;
   81844:	e7f2      	b.n	8182c <interrupts_enable_pio+0x24>
			CurrentPio = PIOC;
   81846:	4e0d      	ldr	r6, [pc, #52]	; (8187c <interrupts_enable_pio+0x74>)
			break;
   81848:	e7f0      	b.n	8182c <interrupts_enable_pio+0x24>
			CurrentPio = PIOD;
   8184a:	4e0d      	ldr	r6, [pc, #52]	; (81880 <interrupts_enable_pio+0x78>)
			break;
   8184c:	e7ee      	b.n	8182c <interrupts_enable_pio+0x24>
	{
		case INTERRUPT_PIN_CHANGE_MODE:
			break; // No need to configure anything else, just for show
		case INTERRUPT_RISING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   8184e:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81852:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_REHLSR		=	Pin;				// Select rising edge detection
   81856:	f8c6 40d4 	str.w	r4, [r6, #212]	; 0xd4
			break;
   8185a:	bd70      	pop	{r4, r5, r6, pc}
		case INTERRUPT_FALLING_EDGE_MODE:
			CurrentPio->PIO_AIMER		=	Pin;				// Enable additional interrupt modes
   8185c:	f8c6 40b0 	str.w	r4, [r6, #176]	; 0xb0
			CurrentPio->PIO_ESR			=	Pin;				// Select edge detection
   81860:	f8c6 40c0 	str.w	r4, [r6, #192]	; 0xc0
			CurrentPio->PIO_FELLSR		=	Pin;				// Select falling edge detection
   81864:	f8c6 40d0 	str.w	r4, [r6, #208]	; 0xd0
   81868:	bd70      	pop	{r4, r5, r6, pc}
   8186a:	bf00      	nop
   8186c:	400e0600 	.word	0x400e0600
   81870:	400e0e00 	.word	0x400e0e00
   81874:	000817b9 	.word	0x000817b9
   81878:	400e1000 	.word	0x400e1000
   8187c:	400e1200 	.word	0x400e1200
   81880:	400e1400 	.word	0x400e1400

00081884 <PIOA_Handler>:
}


// Interrupt handler for the crankshaft and camshaft signal
void PIOA_Handler(void)
{
   81884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t TimerCounterValue	=		TC2->TC_CHANNEL[2].TC_CV;
   81888:	4b77      	ldr	r3, [pc, #476]	; (81a68 <PIOA_Handler+0x1e4>)
   8188a:	f8d3 e090 	ldr.w	lr, [r3, #144]	; 0x90
	uint32_t status_register	=		PIOA->PIO_ISR;
   8188e:	f503 23b1 	add.w	r3, r3, #362496	; 0x58800
   81892:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
   81896:	f8d3 c04c 	ldr.w	ip, [r3, #76]	; 0x4c
	
	// Check if the interrupt source is from the crankshaft sensor
	if (status_register & CRANK_SIGNAL)
   8189a:	f01c 0f80 	tst.w	ip, #128	; 0x80
   8189e:	f000 8084 	beq.w	819aa <PIOA_Handler+0x126>
	{
		CrankPrevCycleCounts	=		CrankCurrCycleCounts;
   818a2:	4b72      	ldr	r3, [pc, #456]	; (81a6c <PIOA_Handler+0x1e8>)
   818a4:	6819      	ldr	r1, [r3, #0]
   818a6:	4a72      	ldr	r2, [pc, #456]	; (81a70 <PIOA_Handler+0x1ec>)
   818a8:	6011      	str	r1, [r2, #0]
		CrankCurrCycleCounts	=		TimerCounterValue - CrankTimerCounts;
   818aa:	4972      	ldr	r1, [pc, #456]	; (81a74 <PIOA_Handler+0x1f0>)
   818ac:	680a      	ldr	r2, [r1, #0]
   818ae:	ebae 0202 	sub.w	r2, lr, r2
   818b2:	601a      	str	r2, [r3, #0]
		CrankTimerCounts		=		TimerCounterValue;
   818b4:	f8c1 e000 	str.w	lr, [r1]
		CrankRevCounts			+=		CrankCurrCycleCounts;
   818b8:	681b      	ldr	r3, [r3, #0]
   818ba:	4a6f      	ldr	r2, [pc, #444]	; (81a78 <PIOA_Handler+0x1f4>)
   818bc:	6811      	ldr	r1, [r2, #0]
   818be:	440b      	add	r3, r1
   818c0:	6013      	str	r3, [r2, #0]
		CrankTooth++;
   818c2:	4a6e      	ldr	r2, [pc, #440]	; (81a7c <PIOA_Handler+0x1f8>)
   818c4:	7813      	ldrb	r3, [r2, #0]
   818c6:	3301      	adds	r3, #1
   818c8:	b2db      	uxtb	r3, r3
   818ca:	7013      	strb	r3, [r2, #0]
		CrankToothCounter++;
   818cc:	4a6c      	ldr	r2, [pc, #432]	; (81a80 <PIOA_Handler+0x1fc>)
   818ce:	6813      	ldr	r3, [r2, #0]
   818d0:	3301      	adds	r3, #1
   818d2:	6013      	str	r3, [r2, #0]
		CrankSignalFlag			=		TRUE;
   818d4:	2201      	movs	r2, #1
   818d6:	4b6b      	ldr	r3, [pc, #428]	; (81a84 <PIOA_Handler+0x200>)
   818d8:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   818da:	4b6b      	ldr	r3, [pc, #428]	; (81a88 <PIOA_Handler+0x204>)
   818dc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
   818e0:	091b      	lsrs	r3, r3, #4
   818e2:	d046      	beq.n	81972 <PIOA_Handler+0xee>
   818e4:	2300      	movs	r3, #0
   818e6:	461a      	mov	r2, r3
		{
			struct cylinder_ *Cyl = &cylinder[i]; 
			if (Cyl->InjToothOn == CrankToothCounter) // Compare register B is for injector (TC_RB)
   818e8:	4d65      	ldr	r5, [pc, #404]	; (81a80 <PIOA_Handler+0x1fc>)
   818ea:	4868      	ldr	r0, [pc, #416]	; (81a8c <PIOA_Handler+0x208>)
			{
				Cyl->InjEventPending = TRUE;
   818ec:	2701      	movs	r7, #1
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   818ee:	4e66      	ldr	r6, [pc, #408]	; (81a88 <PIOA_Handler+0x204>)
   818f0:	e01c      	b.n	8192c <PIOA_Handler+0xa8>
				Cyl->InjEventPending = TRUE;
   818f2:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   818f6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   818fa:	f881 7024 	strb.w	r7, [r1, #36]	; 0x24
				Cyl->Tc_channel->TC_RB = Cyl->Tc_channel->TC_CV + Cyl->InjCntTimingOn; 
   818fe:	f8d1 8038 	ldr.w	r8, [r1, #56]	; 0x38
   81902:	f8d8 4010 	ldr.w	r4, [r8, #16]
   81906:	6949      	ldr	r1, [r1, #20]
   81908:	4421      	add	r1, r4
   8190a:	f8c8 1018 	str.w	r1, [r8, #24]
   8190e:	e015      	b.n	8193c <PIOA_Handler+0xb8>
			}
			if (Cyl->InjToothOn == Cyl->InjToothOff)
			{
				// RAISE A FLAG WHICH IS USED IN TIMER INTERRUPT TO LOAD RB THE InjCntTimingOff
				Cyl->InjEventOnSameTooth = TRUE;
   81910:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
   81914:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   81918:	f883 7025 	strb.w	r7, [r3, #37]	; 0x25
		for (uint8_t i = 0; i < engine_config2.NrCylinders; i++)
   8191c:	3201      	adds	r2, #1
   8191e:	b2d2      	uxtb	r2, r2
   81920:	4613      	mov	r3, r2
   81922:	f896 1036 	ldrb.w	r1, [r6, #54]	; 0x36
   81926:	ebb2 1f11 	cmp.w	r2, r1, lsr #4
   8192a:	da22      	bge.n	81972 <PIOA_Handler+0xee>
			if (Cyl->InjToothOn == CrankToothCounter) // Compare register B is for injector (TC_RB)
   8192c:	682c      	ldr	r4, [r5, #0]
   8192e:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   81932:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   81936:	69c9      	ldr	r1, [r1, #28]
   81938:	42a1      	cmp	r1, r4
   8193a:	d0da      	beq.n	818f2 <PIOA_Handler+0x6e>
			if (Cyl->InjToothOn == Cyl->InjToothOff)
   8193c:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
   81940:	eb00 0181 	add.w	r1, r0, r1, lsl #2
   81944:	6a0c      	ldr	r4, [r1, #32]
   81946:	69c9      	ldr	r1, [r1, #28]
   81948:	42a1      	cmp	r1, r4
   8194a:	d0e1      	beq.n	81910 <PIOA_Handler+0x8c>
			}
			else if (Cyl->InjToothOff == CrankToothCounter) // Compare register B is for injector (TC_RB)
   8194c:	6829      	ldr	r1, [r5, #0]
   8194e:	428c      	cmp	r4, r1
   81950:	d1e4      	bne.n	8191c <PIOA_Handler+0x98>
			{
				Cyl->Tc_channel->TC_RB = Cyl->Tc_channel->TC_CV + Cyl->InjCntTimingOff;
   81952:	0119      	lsls	r1, r3, #4
   81954:	1acc      	subs	r4, r1, r3
   81956:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   8195a:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
   8195e:	f8d8 4010 	ldr.w	r4, [r8, #16]
   81962:	1acb      	subs	r3, r1, r3
   81964:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   81968:	699b      	ldr	r3, [r3, #24]
   8196a:	4423      	add	r3, r4
   8196c:	f8c8 3018 	str.w	r3, [r8, #24]
   81970:	e7d4      	b.n	8191c <PIOA_Handler+0x98>
			}
		}
		if (CrankTooth == DwellFirstTach)
   81972:	4b42      	ldr	r3, [pc, #264]	; (81a7c <PIOA_Handler+0x1f8>)
   81974:	781b      	ldrb	r3, [r3, #0]
   81976:	4a46      	ldr	r2, [pc, #280]	; (81a90 <PIOA_Handler+0x20c>)
   81978:	7812      	ldrb	r2, [r2, #0]
   8197a:	b2db      	uxtb	r3, r3
   8197c:	4293      	cmp	r3, r2
   8197e:	d024      	beq.n	819ca <PIOA_Handler+0x146>
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
			}
		}
		else if (CrankTooth == DwellSecondTach)
   81980:	4b3e      	ldr	r3, [pc, #248]	; (81a7c <PIOA_Handler+0x1f8>)
   81982:	781b      	ldrb	r3, [r3, #0]
   81984:	4a43      	ldr	r2, [pc, #268]	; (81a94 <PIOA_Handler+0x210>)
   81986:	7812      	ldrb	r2, [r2, #0]
   81988:	b2db      	uxtb	r3, r3
   8198a:	4293      	cmp	r3, r2
   8198c:	d031      	beq.n	819f2 <PIOA_Handler+0x16e>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + DwellSecondInterval;
			}			
		}
		
		
		if (CrankTooth == CrankFirstTach)
   8198e:	4b3b      	ldr	r3, [pc, #236]	; (81a7c <PIOA_Handler+0x1f8>)
   81990:	781b      	ldrb	r3, [r3, #0]
   81992:	4a41      	ldr	r2, [pc, #260]	; (81a98 <PIOA_Handler+0x214>)
   81994:	7812      	ldrb	r2, [r2, #0]
   81996:	b2db      	uxtb	r3, r3
   81998:	4293      	cmp	r3, r2
   8199a:	d040      	beq.n	81a1e <PIOA_Handler+0x19a>
			else
			{
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
			}
		}
		else if (CrankTooth == CrankSecondTach)
   8199c:	4b37      	ldr	r3, [pc, #220]	; (81a7c <PIOA_Handler+0x1f8>)
   8199e:	781b      	ldrb	r3, [r3, #0]
   819a0:	4a3e      	ldr	r2, [pc, #248]	; (81a9c <PIOA_Handler+0x218>)
   819a2:	7812      	ldrb	r2, [r2, #0]
   819a4:	b2db      	uxtb	r3, r3
   819a6:	4293      	cmp	r3, r2
   819a8:	d04a      	beq.n	81a40 <PIOA_Handler+0x1bc>
	}
	
	
	
	// Check if the interrupt source is from the camshaft sensor
	if (status_register & CAM_SIGNAL)
   819aa:	f41c 4f00 	tst.w	ip, #32768	; 0x8000
   819ae:	d00a      	beq.n	819c6 <PIOA_Handler+0x142>
	{
		CamCurrCycleCounts		=		TimerCounterValue - CamTimerCounts;
   819b0:	4a3b      	ldr	r2, [pc, #236]	; (81aa0 <PIOA_Handler+0x21c>)
   819b2:	6813      	ldr	r3, [r2, #0]
   819b4:	ebae 0303 	sub.w	r3, lr, r3
   819b8:	493a      	ldr	r1, [pc, #232]	; (81aa4 <PIOA_Handler+0x220>)
   819ba:	600b      	str	r3, [r1, #0]
		CamTimerCounts			=		TimerCounterValue;
   819bc:	f8c2 e000 	str.w	lr, [r2]
		CamSignalFlag			=		TRUE;
   819c0:	2201      	movs	r2, #1
   819c2:	4b39      	ldr	r3, [pc, #228]	; (81aa8 <PIOA_Handler+0x224>)
   819c4:	701a      	strb	r2, [r3, #0]
   819c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			DwellSecondFlag = TRUE;
   819ca:	2201      	movs	r2, #1
   819cc:	4b37      	ldr	r3, [pc, #220]	; (81aac <PIOA_Handler+0x228>)
   819ce:	701a      	strb	r2, [r3, #0]
			if (!CamSignalFlag)
   819d0:	4b35      	ldr	r3, [pc, #212]	; (81aa8 <PIOA_Handler+0x224>)
   819d2:	781b      	ldrb	r3, [r3, #0]
   819d4:	b933      	cbnz	r3, 819e4 <PIOA_Handler+0x160>
				TC0->TC_CHANNEL[0].TC_RA	=	TC0->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
   819d6:	4a36      	ldr	r2, [pc, #216]	; (81ab0 <PIOA_Handler+0x22c>)
   819d8:	6913      	ldr	r3, [r2, #16]
   819da:	4936      	ldr	r1, [pc, #216]	; (81ab4 <PIOA_Handler+0x230>)
   819dc:	6809      	ldr	r1, [r1, #0]
   819de:	440b      	add	r3, r1
   819e0:	6153      	str	r3, [r2, #20]
   819e2:	e7d4      	b.n	8198e <PIOA_Handler+0x10a>
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + DwellFirstInterval;
   819e4:	4a34      	ldr	r2, [pc, #208]	; (81ab8 <PIOA_Handler+0x234>)
   819e6:	6913      	ldr	r3, [r2, #16]
   819e8:	4932      	ldr	r1, [pc, #200]	; (81ab4 <PIOA_Handler+0x230>)
   819ea:	6809      	ldr	r1, [r1, #0]
   819ec:	440b      	add	r3, r1
   819ee:	6153      	str	r3, [r2, #20]
   819f0:	e7cd      	b.n	8198e <PIOA_Handler+0x10a>
			DwellFirstFlag = TRUE;
   819f2:	2201      	movs	r2, #1
   819f4:	4b31      	ldr	r3, [pc, #196]	; (81abc <PIOA_Handler+0x238>)
   819f6:	701a      	strb	r2, [r3, #0]
			if (!CamSignalFlag)
   819f8:	4b2b      	ldr	r3, [pc, #172]	; (81aa8 <PIOA_Handler+0x224>)
   819fa:	781b      	ldrb	r3, [r3, #0]
   819fc:	b933      	cbnz	r3, 81a0c <PIOA_Handler+0x188>
				TC0->TC_CHANNEL[1].TC_RA	=	TC0->TC_CHANNEL[1].TC_CV + DwellSecondInterval;
   819fe:	4a2c      	ldr	r2, [pc, #176]	; (81ab0 <PIOA_Handler+0x22c>)
   81a00:	6d13      	ldr	r3, [r2, #80]	; 0x50
   81a02:	492f      	ldr	r1, [pc, #188]	; (81ac0 <PIOA_Handler+0x23c>)
   81a04:	6809      	ldr	r1, [r1, #0]
   81a06:	440b      	add	r3, r1
   81a08:	6553      	str	r3, [r2, #84]	; 0x54
   81a0a:	e7c0      	b.n	8198e <PIOA_Handler+0x10a>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + DwellSecondInterval;
   81a0c:	4a28      	ldr	r2, [pc, #160]	; (81ab0 <PIOA_Handler+0x22c>)
   81a0e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
   81a12:	492b      	ldr	r1, [pc, #172]	; (81ac0 <PIOA_Handler+0x23c>)
   81a14:	6809      	ldr	r1, [r1, #0]
   81a16:	440b      	add	r3, r1
   81a18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
   81a1c:	e7b7      	b.n	8198e <PIOA_Handler+0x10a>
			if (!CamSignalFlag)
   81a1e:	4b22      	ldr	r3, [pc, #136]	; (81aa8 <PIOA_Handler+0x224>)
   81a20:	781b      	ldrb	r3, [r3, #0]
   81a22:	b933      	cbnz	r3, 81a32 <PIOA_Handler+0x1ae>
				TC0->TC_CHANNEL[0].TC_RA	=	TC0->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
   81a24:	4a22      	ldr	r2, [pc, #136]	; (81ab0 <PIOA_Handler+0x22c>)
   81a26:	6913      	ldr	r3, [r2, #16]
   81a28:	4926      	ldr	r1, [pc, #152]	; (81ac4 <PIOA_Handler+0x240>)
   81a2a:	6809      	ldr	r1, [r1, #0]
   81a2c:	440b      	add	r3, r1
   81a2e:	6153      	str	r3, [r2, #20]
   81a30:	e7bb      	b.n	819aa <PIOA_Handler+0x126>
				TC1->TC_CHANNEL[0].TC_RA	=	TC1->TC_CHANNEL[0].TC_CV + CrankFirstInterval;
   81a32:	4a21      	ldr	r2, [pc, #132]	; (81ab8 <PIOA_Handler+0x234>)
   81a34:	6913      	ldr	r3, [r2, #16]
   81a36:	4923      	ldr	r1, [pc, #140]	; (81ac4 <PIOA_Handler+0x240>)
   81a38:	6809      	ldr	r1, [r1, #0]
   81a3a:	440b      	add	r3, r1
   81a3c:	6153      	str	r3, [r2, #20]
   81a3e:	e7b4      	b.n	819aa <PIOA_Handler+0x126>
			if (!CamSignalFlag)
   81a40:	4b19      	ldr	r3, [pc, #100]	; (81aa8 <PIOA_Handler+0x224>)
   81a42:	781b      	ldrb	r3, [r3, #0]
   81a44:	b933      	cbnz	r3, 81a54 <PIOA_Handler+0x1d0>
				TC0->TC_CHANNEL[1].TC_RA	=	TC0->TC_CHANNEL[1].TC_CV + CrankSecondInterval;
   81a46:	4a1a      	ldr	r2, [pc, #104]	; (81ab0 <PIOA_Handler+0x22c>)
   81a48:	6d13      	ldr	r3, [r2, #80]	; 0x50
   81a4a:	491f      	ldr	r1, [pc, #124]	; (81ac8 <PIOA_Handler+0x244>)
   81a4c:	6809      	ldr	r1, [r1, #0]
   81a4e:	440b      	add	r3, r1
   81a50:	6553      	str	r3, [r2, #84]	; 0x54
   81a52:	e7aa      	b.n	819aa <PIOA_Handler+0x126>
				TC0->TC_CHANNEL[2].TC_RA	=	TC0->TC_CHANNEL[2].TC_CV + CrankSecondInterval;
   81a54:	4a16      	ldr	r2, [pc, #88]	; (81ab0 <PIOA_Handler+0x22c>)
   81a56:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
   81a5a:	491b      	ldr	r1, [pc, #108]	; (81ac8 <PIOA_Handler+0x244>)
   81a5c:	6809      	ldr	r1, [r1, #0]
   81a5e:	440b      	add	r3, r1
   81a60:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
   81a64:	e7a1      	b.n	819aa <PIOA_Handler+0x126>
   81a66:	bf00      	nop
   81a68:	40088000 	.word	0x40088000
   81a6c:	20070a2c 	.word	0x20070a2c
   81a70:	20072270 	.word	0x20072270
   81a74:	200709c8 	.word	0x200709c8
   81a78:	200709e0 	.word	0x200709e0
   81a7c:	200721c9 	.word	0x200721c9
   81a80:	20071db8 	.word	0x20071db8
   81a84:	2007227c 	.word	0x2007227c
   81a88:	20070ff4 	.word	0x20070ff4
   81a8c:	20070e34 	.word	0x20070e34
   81a90:	2007226c 	.word	0x2007226c
   81a94:	200714b4 	.word	0x200714b4
   81a98:	20071d9c 	.word	0x20071d9c
   81a9c:	20071920 	.word	0x20071920
   81aa0:	200714a8 	.word	0x200714a8
   81aa4:	200709d0 	.word	0x200709d0
   81aa8:	20071db4 	.word	0x20071db4
   81aac:	20070a31 	.word	0x20070a31
   81ab0:	40080000 	.word	0x40080000
   81ab4:	200709cc 	.word	0x200709cc
   81ab8:	40084000 	.word	0x40084000
   81abc:	200721c8 	.word	0x200721c8
   81ac0:	20071d50 	.word	0x20071d50
   81ac4:	20072288 	.word	0x20072288
   81ac8:	2007191c 	.word	0x2007191c

00081acc <math_map_adc>:

#include "math.h"

uint32_t math_map_adc(uint16_t min, uint16_t max, uint16_t value)
{
	return ((value * max) >> ADC_RESOLUTION) + min;
   81acc:	fb01 f202 	mul.w	r2, r1, r2
}
   81ad0:	eb00 20a2 	add.w	r0, r0, r2, asr #10
   81ad4:	4770      	bx	lr

00081ad6 <math_map>:
uint32_t math_map(uint16_t min, uint16_t max, int16_t value, uint16_t div)
{
	if (value < 0)
   81ad6:	2a00      	cmp	r2, #0
		return 0;
	return ((value * max) / div) + min;
   81ad8:	bfa3      	ittte	ge
   81ada:	4351      	mulge	r1, r2
   81adc:	fb91 f3f3 	sdivge	r3, r1, r3
   81ae0:	18c0      	addge	r0, r0, r3
   81ae2:	2000      	movlt	r0, #0
}
   81ae4:	4770      	bx	lr
	...

00081ae8 <math_find_median>:

// ATTENTION this will not work if the vector is not 16 bit, not sure how to make it global size since it is a pointer
uint16_t math_find_median(uint16_t * Vector, uint16_t VectorLength)
{
   81ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81aec:	af00      	add	r7, sp, #0
	uint16_t TempVector[VectorLength];
   81aee:	004b      	lsls	r3, r1, #1
   81af0:	3308      	adds	r3, #8
   81af2:	f023 0307 	bic.w	r3, r3, #7
   81af6:	ebad 0d03 	sub.w	sp, sp, r3
   81afa:	46e8      	mov	r8, sp
	// Copy vector so we won't change him (copy constructor)
	for (uint16_t i = 0; i < VectorLength; i++)
   81afc:	b3d9      	cbz	r1, 81b76 <math_find_median+0x8e>
   81afe:	1e83      	subs	r3, r0, #2
   81b00:	f1ad 0202 	sub.w	r2, sp, #2
   81b04:	1e4c      	subs	r4, r1, #1
   81b06:	b2a4      	uxth	r4, r4
   81b08:	eb00 0444 	add.w	r4, r0, r4, lsl #1
	{
		TempVector[i] = Vector[i];
   81b0c:	f833 0f02 	ldrh.w	r0, [r3, #2]!
   81b10:	f822 0f02 	strh.w	r0, [r2, #2]!
	for (uint16_t i = 0; i < VectorLength; i++)
   81b14:	42a3      	cmp	r3, r4
   81b16:	d1f9      	bne.n	81b0c <math_find_median+0x24>
		//uart_print_string("her "); uart_print_int(Vector[i]); uart_new_line();
	}
	// Insertion sort
	for (uint16_t i = 1; i < VectorLength; i++)
   81b18:	2901      	cmp	r1, #1
   81b1a:	d92c      	bls.n	81b76 <math_find_median+0x8e>
   81b1c:	46c4      	mov	ip, r8
   81b1e:	46c2      	mov	sl, r8
   81b20:	f04f 0901 	mov.w	r9, #1
   81b24:	e007      	b.n	81b36 <math_find_median+0x4e>
   81b26:	f109 0901 	add.w	r9, r9, #1
   81b2a:	f10a 0a02 	add.w	sl, sl, #2
   81b2e:	fa1f f389 	uxth.w	r3, r9
   81b32:	4299      	cmp	r1, r3
   81b34:	d91f      	bls.n	81b76 <math_find_median+0x8e>
	{
		uint16_t j = i;
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81b36:	fa1f f389 	uxth.w	r3, r9
   81b3a:	2b00      	cmp	r3, #0
   81b3c:	d0f3      	beq.n	81b26 <math_find_median+0x3e>
   81b3e:	46ce      	mov	lr, r9
   81b40:	f8ba 4002 	ldrh.w	r4, [sl, #2]
   81b44:	f109 36ff 	add.w	r6, r9, #4294967295
   81b48:	f8ba 5000 	ldrh.w	r5, [sl]
   81b4c:	42ac      	cmp	r4, r5
   81b4e:	d2ea      	bcs.n	81b26 <math_find_median+0x3e>
   81b50:	f1a9 0202 	sub.w	r2, r9, #2
   81b54:	4653      	mov	r3, sl
		{
			uint16_t temp = TempVector[j];
			TempVector[j] = TempVector[j-1];
   81b56:	f828 501e 	strh.w	r5, [r8, lr, lsl #1]
			TempVector[j-1] = temp;
   81b5a:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
		while (j > 0 && TempVector[j] < TempVector[j-1])
   81b5e:	4563      	cmp	r3, ip
   81b60:	d0e1      	beq.n	81b26 <math_find_median+0x3e>
   81b62:	f102 0e01 	add.w	lr, r2, #1
   81b66:	881c      	ldrh	r4, [r3, #0]
   81b68:	4616      	mov	r6, r2
   81b6a:	f833 5d02 	ldrh.w	r5, [r3, #-2]!
   81b6e:	3a01      	subs	r2, #1
   81b70:	42ac      	cmp	r4, r5
   81b72:	d3f0      	bcc.n	81b56 <math_find_median+0x6e>
   81b74:	e7d7      	b.n	81b26 <math_find_median+0x3e>
			j--;
		}
	}
	// Return median
	return TempVector[(uint16_t)((VectorLength * 1.0 + 0.5) / 2.0)];
   81b76:	4608      	mov	r0, r1
   81b78:	4b08      	ldr	r3, [pc, #32]	; (81b9c <math_find_median+0xb4>)
   81b7a:	4798      	blx	r3
   81b7c:	2200      	movs	r2, #0
   81b7e:	4b08      	ldr	r3, [pc, #32]	; (81ba0 <math_find_median+0xb8>)
   81b80:	4c08      	ldr	r4, [pc, #32]	; (81ba4 <math_find_median+0xbc>)
   81b82:	47a0      	blx	r4
   81b84:	2200      	movs	r2, #0
   81b86:	4b06      	ldr	r3, [pc, #24]	; (81ba0 <math_find_median+0xb8>)
   81b88:	4c07      	ldr	r4, [pc, #28]	; (81ba8 <math_find_median+0xc0>)
   81b8a:	47a0      	blx	r4
   81b8c:	4b07      	ldr	r3, [pc, #28]	; (81bac <math_find_median+0xc4>)
   81b8e:	4798      	blx	r3
   81b90:	b280      	uxth	r0, r0
}
   81b92:	f838 0010 	ldrh.w	r0, [r8, r0, lsl #1]
   81b96:	46bd      	mov	sp, r7
   81b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81b9c:	000831e5 	.word	0x000831e5
   81ba0:	3fe00000 	.word	0x3fe00000
   81ba4:	00082f4d 	.word	0x00082f4d
   81ba8:	000832b1 	.word	0x000832b1
   81bac:	000836d5 	.word	0x000836d5

00081bb0 <math_find_interpolation_index>:
	uint16_t calc2 = (uint32_t)Calculate[IndexHigh] * (Weight);
	return (calc1 + calc2) / 100;
}

void math_find_interpolation_index(uint8_t * Vector, uint16_t Value, uint8_t * Low, uint8_t * High, uint16_t Scaler, uint8_t Len)
{
   81bb0:	b4f0      	push	{r4, r5, r6, r7}
   81bb2:	f8bd 7010 	ldrh.w	r7, [sp, #16]
   81bb6:	f89d 6014 	ldrb.w	r6, [sp, #20]
	for (uint8_t Index = 0; Index < Len; Index++)
   81bba:	b1a6      	cbz	r6, 81be6 <math_find_interpolation_index+0x36>
   81bbc:	3801      	subs	r0, #1
   81bbe:	2500      	movs	r5, #0
   81bc0:	e007      	b.n	81bd2 <math_find_interpolation_index+0x22>
		uint16_t Temp = Vector[Index] * Scaler;
		
		if (Value > Temp) {
			*Low = Index;
		} 
		else if (Value < Temp) {
   81bc2:	428c      	cmp	r4, r1
   81bc4:	d80e      	bhi.n	81be4 <math_find_interpolation_index+0x34>
			*High = Index;
			break;
		} 
		else if (Value == Temp) {
   81bc6:	428c      	cmp	r4, r1
   81bc8:	d00f      	beq.n	81bea <math_find_interpolation_index+0x3a>
	for (uint8_t Index = 0; Index < Len; Index++)
   81bca:	3501      	adds	r5, #1
   81bcc:	b2ed      	uxtb	r5, r5
   81bce:	42ae      	cmp	r6, r5
   81bd0:	d009      	beq.n	81be6 <math_find_interpolation_index+0x36>
		uint16_t Temp = Vector[Index] * Scaler;
   81bd2:	f810 4f01 	ldrb.w	r4, [r0, #1]!
   81bd6:	fb04 f407 	mul.w	r4, r4, r7
   81bda:	b2a4      	uxth	r4, r4
		if (Value > Temp) {
   81bdc:	428c      	cmp	r4, r1
   81bde:	d2f0      	bcs.n	81bc2 <math_find_interpolation_index+0x12>
			*Low = Index;
   81be0:	7015      	strb	r5, [r2, #0]
   81be2:	e7f2      	b.n	81bca <math_find_interpolation_index+0x1a>
			*High = Index;
   81be4:	701d      	strb	r5, [r3, #0]
			*Low = Index;
			*High = Index;
			break;
		}
	}
}
   81be6:	bcf0      	pop	{r4, r5, r6, r7}
   81be8:	4770      	bx	lr
			*Low = Index;
   81bea:	7015      	strb	r5, [r2, #0]
			*High = Index;
   81bec:	701d      	strb	r5, [r3, #0]
			break;
   81bee:	e7fa      	b.n	81be6 <math_find_interpolation_index+0x36>

00081bf0 <math_interpolation>:


// Calculate the weight of the value compared to indexes x1 and x2
uint8_t math_interpolation(uint16_t value, uint16_t x1, uint16_t x2)
{
	if (value <= x1) // below or equal to lower bound
   81bf0:	4288      	cmp	r0, r1
   81bf2:	d90c      	bls.n	81c0e <math_interpolation+0x1e>
		return 0;

	if (value >= x2) // above or equal to upper bounds
   81bf4:	4290      	cmp	r0, r2
   81bf6:	d301      	bcc.n	81bfc <math_interpolation+0xc>
		return 100;
   81bf8:	2064      	movs	r0, #100	; 0x64

	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
}
   81bfa:	4770      	bx	lr
	return ((uint32_t)(value - x1) * 100)/((x2 - x1));
   81bfc:	1a40      	subs	r0, r0, r1
   81bfe:	2364      	movs	r3, #100	; 0x64
   81c00:	fb03 f000 	mul.w	r0, r3, r0
   81c04:	1a51      	subs	r1, r2, r1
   81c06:	fbb0 f0f1 	udiv	r0, r0, r1
   81c0a:	b2c0      	uxtb	r0, r0
   81c0c:	4770      	bx	lr
		return 0;
   81c0e:	2000      	movs	r0, #0
   81c10:	4770      	bx	lr
	...

00081c14 <math_interpolation_array>:
{
   81c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81c18:	b087      	sub	sp, #28
   81c1a:	4604      	mov	r4, r0
   81c1c:	4688      	mov	r8, r1
   81c1e:	4615      	mov	r5, r2
   81c20:	469b      	mov	fp, r3
	uint8_t RpmIndexLow = 0, MapIndexLow = 0;
   81c22:	2300      	movs	r3, #0
   81c24:	f88d 3017 	strb.w	r3, [sp, #23]
   81c28:	f88d 3016 	strb.w	r3, [sp, #22]
	uint8_t RpmIndexHigh = THREE_D_TABLE_SIZE - 1, MapIndexHigh = THREE_D_TABLE_SIZE - 1;
   81c2c:	230f      	movs	r3, #15
   81c2e:	f88d 3015 	strb.w	r3, [sp, #21]
   81c32:	f88d 3014 	strb.w	r3, [sp, #20]
	math_find_interpolation_index(Current->Xbin, Rpm, &RpmIndexLow, &RpmIndexHigh, RPM_SCALER, THREE_D_TABLE_SIZE);
   81c36:	2710      	movs	r7, #16
   81c38:	9701      	str	r7, [sp, #4]
   81c3a:	2364      	movs	r3, #100	; 0x64
   81c3c:	9300      	str	r3, [sp, #0]
   81c3e:	f10d 0315 	add.w	r3, sp, #21
   81c42:	f10d 0217 	add.w	r2, sp, #23
   81c46:	4601      	mov	r1, r0
   81c48:	6868      	ldr	r0, [r5, #4]
   81c4a:	4e29      	ldr	r6, [pc, #164]	; (81cf0 <math_interpolation_array+0xdc>)
   81c4c:	47b0      	blx	r6
	math_find_interpolation_index(Current->Ybin, Map, &MapIndexLow, &MapIndexHigh, 1, THREE_D_TABLE_SIZE);
   81c4e:	9701      	str	r7, [sp, #4]
   81c50:	2301      	movs	r3, #1
   81c52:	9300      	str	r3, [sp, #0]
   81c54:	ab05      	add	r3, sp, #20
   81c56:	f10d 0216 	add.w	r2, sp, #22
   81c5a:	f8cd 800c 	str.w	r8, [sp, #12]
   81c5e:	4641      	mov	r1, r8
   81c60:	68a8      	ldr	r0, [r5, #8]
   81c62:	47b0      	blx	r6
	uint8_t RpmWeight = math_interpolation(Rpm, Current->Xbin[RpmIndexLow] * RPM_SCALER, Current->Xbin[RpmIndexHigh] * RPM_SCALER);
   81c64:	686b      	ldr	r3, [r5, #4]
   81c66:	f89d 7017 	ldrb.w	r7, [sp, #23]
   81c6a:	f89d 6015 	ldrb.w	r6, [sp, #21]
   81c6e:	5d9a      	ldrb	r2, [r3, r6]
   81c70:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81c74:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81c78:	0092      	lsls	r2, r2, #2
   81c7a:	b292      	uxth	r2, r2
   81c7c:	5dd9      	ldrb	r1, [r3, r7]
   81c7e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   81c82:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   81c86:	0089      	lsls	r1, r1, #2
   81c88:	b289      	uxth	r1, r1
   81c8a:	4620      	mov	r0, r4
   81c8c:	f8df a064 	ldr.w	sl, [pc, #100]	; 81cf4 <math_interpolation_array+0xe0>
   81c90:	47d0      	blx	sl
   81c92:	4604      	mov	r4, r0
	uint8_t MapWeight = math_interpolation(Map, Current->Ybin[MapIndexLow], Current->Ybin[MapIndexHigh]);
   81c94:	68ab      	ldr	r3, [r5, #8]
   81c96:	f89d 9016 	ldrb.w	r9, [sp, #22]
   81c9a:	f89d 8014 	ldrb.w	r8, [sp, #20]
   81c9e:	f813 2008 	ldrb.w	r2, [r3, r8]
   81ca2:	f813 1009 	ldrb.w	r1, [r3, r9]
   81ca6:	9803      	ldr	r0, [sp, #12]
   81ca8:	47d0      	blx	sl
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81caa:	682b      	ldr	r3, [r5, #0]
   81cac:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
   81cb0:	f1c4 0164 	rsb	r1, r4, #100	; 0x64
	uint32_t calc3 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81cb4:	f853 5028 	ldr.w	r5, [r3, r8, lsl #2]
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81cb8:	5dd3      	ldrb	r3, [r2, r7]
	uint32_t calc2 = (uint32_t)Current->Table[MapIndexLow][RpmIndexHigh] * (100 - MapWeight) * (RpmWeight);
   81cba:	5d92      	ldrb	r2, [r2, r6]
   81cbc:	fb04 f202 	mul.w	r2, r4, r2
	return (calc1 + calc2 + calc3 + calc4) / tempCalc;
   81cc0:	fb01 2303 	mla	r3, r1, r3, r2
	uint32_t calc1 = (uint32_t)Current->Table[MapIndexLow][RpmIndexLow] * (100 - MapWeight) * (100 - RpmWeight);
   81cc4:	f1c0 0e64 	rsb	lr, r0, #100	; 0x64
	uint32_t calc3 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexLow] * (MapWeight) * (100 - RpmWeight);
   81cc8:	5dea      	ldrb	r2, [r5, r7]
	uint32_t calc4 = (uint32_t)Current->Table[MapIndexHigh][RpmIndexHigh] * (MapWeight) * (RpmWeight);
   81cca:	5dad      	ldrb	r5, [r5, r6]
   81ccc:	fb04 f405 	mul.w	r4, r4, r5
	return (calc1 + calc2 + calc3 + calc4) / tempCalc;
   81cd0:	fb01 4402 	mla	r4, r1, r2, r4
   81cd4:	fb00 f004 	mul.w	r0, r0, r4
   81cd8:	fb0e 0003 	mla	r0, lr, r3, r0
   81cdc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81ce0:	fb93 fbfb 	sdiv	fp, r3, fp
   81ce4:	fbb0 f0fb 	udiv	r0, r0, fp
}
   81ce8:	b280      	uxth	r0, r0
   81cea:	b007      	add	sp, #28
   81cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81cf0:	00081bb1 	.word	0x00081bb1
   81cf4:	00081bf1 	.word	0x00081bf1

00081cf8 <math_interpolation_vector>:
{
   81cf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81cfc:	b085      	sub	sp, #20
   81cfe:	4681      	mov	r9, r0
   81d00:	460d      	mov	r5, r1
   81d02:	4617      	mov	r7, r2
   81d04:	4698      	mov	r8, r3
   81d06:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	uint8_t IndexLow = 0;
   81d0a:	2300      	movs	r3, #0
   81d0c:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t IndexHigh = Len - 1;
   81d10:	1e51      	subs	r1, r2, #1
   81d12:	ab04      	add	r3, sp, #16
   81d14:	f803 1d02 	strb.w	r1, [r3, #-2]!
	math_find_interpolation_index(LookUp, Value, &IndexLow, &IndexHigh, Scaler, Len);
   81d18:	9201      	str	r2, [sp, #4]
   81d1a:	f8cd 8000 	str.w	r8, [sp]
   81d1e:	f10d 020f 	add.w	r2, sp, #15
   81d22:	4639      	mov	r1, r7
   81d24:	4c13      	ldr	r4, [pc, #76]	; (81d74 <math_interpolation_vector+0x7c>)
   81d26:	47a0      	blx	r4
	uint8_t Weight = math_interpolation(Value, LookUp[IndexLow] * Scaler, LookUp[IndexHigh] * Scaler);
   81d28:	f89d 600f 	ldrb.w	r6, [sp, #15]
   81d2c:	f89d 400e 	ldrb.w	r4, [sp, #14]
   81d30:	f819 2004 	ldrb.w	r2, [r9, r4]
   81d34:	fb02 f208 	mul.w	r2, r2, r8
   81d38:	f819 1006 	ldrb.w	r1, [r9, r6]
   81d3c:	fb01 f108 	mul.w	r1, r1, r8
   81d40:	b292      	uxth	r2, r2
   81d42:	b289      	uxth	r1, r1
   81d44:	4638      	mov	r0, r7
   81d46:	4b0c      	ldr	r3, [pc, #48]	; (81d78 <math_interpolation_vector+0x80>)
   81d48:	4798      	blx	r3
	uint16_t calc1 = (uint32_t)Calculate[IndexLow] * (100 - Weight);
   81d4a:	5dab      	ldrb	r3, [r5, r6]
   81d4c:	f1c0 0264 	rsb	r2, r0, #100	; 0x64
   81d50:	fb03 f302 	mul.w	r3, r3, r2
	return (calc1 + calc2) / 100;
   81d54:	b29b      	uxth	r3, r3
	uint16_t calc2 = (uint32_t)Calculate[IndexHigh] * (Weight);
   81d56:	5d2a      	ldrb	r2, [r5, r4]
   81d58:	fb02 f000 	mul.w	r0, r2, r0
	return (calc1 + calc2) / 100;
   81d5c:	b280      	uxth	r0, r0
   81d5e:	4403      	add	r3, r0
   81d60:	4806      	ldr	r0, [pc, #24]	; (81d7c <math_interpolation_vector+0x84>)
   81d62:	fb80 2003 	smull	r2, r0, r0, r3
   81d66:	17db      	asrs	r3, r3, #31
   81d68:	ebc3 1060 	rsb	r0, r3, r0, asr #5
}
   81d6c:	b280      	uxth	r0, r0
   81d6e:	b005      	add	sp, #20
   81d70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81d74:	00081bb1 	.word	0x00081bb1
   81d78:	00081bf1 	.word	0x00081bf1
   81d7c:	51eb851f 	.word	0x51eb851f

00081d80 <math_convert_degree_to_teeth_count>:
// Calculate the amount of teeth to skip for the next event
// Returns an integer to skip
// Example: Skip 7,4 teeth ---> the function returns the integer 7
uint8_t math_convert_degree_to_teeth_count(uint16_t degree)
{
	uint32_t temp = degree * engine_config4.TriggerTeethCount / CRANK_DEGREE_RESOLUTION;
   81d80:	4b06      	ldr	r3, [pc, #24]	; (81d9c <math_convert_degree_to_teeth_count+0x1c>)
   81d82:	7bdb      	ldrb	r3, [r3, #15]
   81d84:	fb03 f000 	mul.w	r0, r3, r0
   81d88:	4b05      	ldr	r3, [pc, #20]	; (81da0 <math_convert_degree_to_teeth_count+0x20>)
   81d8a:	fb83 2300 	smull	r2, r3, r3, r0
   81d8e:	4403      	add	r3, r0
   81d90:	17c0      	asrs	r0, r0, #31
   81d92:	ebc0 20e3 	rsb	r0, r0, r3, asr #11
	// 		uart_transfer('C'); uart_print_int(temp); uart_new_line();
	// 		uart_transfer('R'); uart_print_int(temp1); uart_new_line();
	// 	}
	
	return (uint8_t) temp;
}
   81d96:	b2c0      	uxtb	r0, r0
   81d98:	4770      	bx	lr
   81d9a:	bf00      	nop
   81d9c:	20071040 	.word	0x20071040
   81da0:	91a2b3c5 	.word	0x91a2b3c5

00081da4 <math_convert_pulsewidth_to_crank_degrees>:
	return (uint32_t) temp; 
}

// Returns crank degrees in .1 resolution (36.1 = 361)
uint32_t math_convert_pulsewidth_to_crank_degrees(uint32_t PW)
{
   81da4:	b538      	push	{r3, r4, r5, lr}
	uint32_t PWCounts = math_convert_pulsewidth_to_timer_counts(PW);
	return (PWCounts * CRANK_DEGREE_RESOLUTION) / LastCrankRevCounts;
   81da6:	4b08      	ldr	r3, [pc, #32]	; (81dc8 <math_convert_pulsewidth_to_crank_degrees+0x24>)
   81da8:	681c      	ldr	r4, [r3, #0]
	uint64_t temp = ((uint64_t) PW * GLOBAL_TIMER_FREQ) / 10000000;
   81daa:	4a08      	ldr	r2, [pc, #32]	; (81dcc <math_convert_pulsewidth_to_crank_degrees+0x28>)
   81dac:	2300      	movs	r3, #0
   81dae:	4908      	ldr	r1, [pc, #32]	; (81dd0 <math_convert_pulsewidth_to_crank_degrees+0x2c>)
   81db0:	fba0 0101 	umull	r0, r1, r0, r1
   81db4:	4d07      	ldr	r5, [pc, #28]	; (81dd4 <math_convert_pulsewidth_to_crank_degrees+0x30>)
   81db6:	47a8      	blx	r5
	return (PWCounts * CRANK_DEGREE_RESOLUTION) / LastCrankRevCounts;
   81db8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
   81dbc:	fb03 f000 	mul.w	r0, r3, r0
}
   81dc0:	fbb0 f0f4 	udiv	r0, r0, r4
   81dc4:	bd38      	pop	{r3, r4, r5, pc}
   81dc6:	bf00      	nop
   81dc8:	200709d8 	.word	0x200709d8
   81dcc:	00989680 	.word	0x00989680
   81dd0:	00280de8 	.word	0x00280de8
   81dd4:	00083715 	.word	0x00083715

00081dd8 <math_find_event_tooth_from_number_of_teeths>:

uint8_t math_find_event_tooth_from_number_of_teeths(uint16_t CurrentCrankTooth, uint32_t *EventTooth, uint16_t NumberOfTeeths) // Find the event tooth(initiate timer tooth) from current tooth
{
   81dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
   81dda:	4603      	mov	r3, r0
	uint8_t TriggerTeethMinusMiss = engine_config4.TriggerTeethCount - engine_config4.MissingTeethCount;
   81ddc:	4813      	ldr	r0, [pc, #76]	; (81e2c <math_find_event_tooth_from_number_of_teeths+0x54>)
   81dde:	7bc6      	ldrb	r6, [r0, #15]
   81de0:	7c00      	ldrb	r0, [r0, #16]
   81de2:	1a36      	subs	r6, r6, r0
// 			uart_print_string("EventTooth: "); uart_print_int(EventTooth); uart_new_line();
// 			uart_print_string("EventTooth*: "); uart_print_int(*EventTooth); uart_new_line();
// 		}
// 	}
	uint8_t NrOfMissingTeethsAtEvent = 0; // this should not exceed 2 generally
	for (uint8_t i = 0; i < NumberOfTeeths; i++)
   81de4:	b302      	cbz	r2, 81e28 <math_find_event_tooth_from_number_of_teeths+0x50>
   81de6:	b2f6      	uxtb	r6, r6
   81de8:	4617      	mov	r7, r2
   81dea:	2200      	movs	r2, #0
   81dec:	4610      	mov	r0, r2
	{
		CurrentCrankTooth = (CurrentCrankTooth + 1) % engine_config4.TriggerTeethCount;
   81dee:	f8df e03c 	ldr.w	lr, [pc, #60]	; 81e2c <math_find_event_tooth_from_number_of_teeths+0x54>
		if (!(CurrentCrankTooth >= TriggerTeethMinusMiss)) // Check if current tooth is NOT a missing tooth
   81df2:	b2b6      	uxth	r6, r6
		{
			(*EventTooth)++;
			NrOfMissingTeethsAtEvent = 0;
   81df4:	4694      	mov	ip, r2
   81df6:	e006      	b.n	81e06 <math_find_event_tooth_from_number_of_teeths+0x2e>
		}
		else // counting missing tooth for timer 
		{
			NrOfMissingTeethsAtEvent++;
   81df8:	3001      	adds	r0, #1
   81dfa:	b2c0      	uxtb	r0, r0
	for (uint8_t i = 0; i < NumberOfTeeths; i++)
   81dfc:	3201      	adds	r2, #1
   81dfe:	b2d2      	uxtb	r2, r2
   81e00:	b294      	uxth	r4, r2
   81e02:	42bc      	cmp	r4, r7
   81e04:	d20f      	bcs.n	81e26 <math_find_event_tooth_from_number_of_teeths+0x4e>
		CurrentCrankTooth = (CurrentCrankTooth + 1) % engine_config4.TriggerTeethCount;
   81e06:	f89e 400f 	ldrb.w	r4, [lr, #15]
   81e0a:	b2e4      	uxtb	r4, r4
   81e0c:	1c5d      	adds	r5, r3, #1
   81e0e:	fb95 f3f4 	sdiv	r3, r5, r4
   81e12:	fb04 5313 	mls	r3, r4, r3, r5
   81e16:	b29b      	uxth	r3, r3
		if (!(CurrentCrankTooth >= TriggerTeethMinusMiss)) // Check if current tooth is NOT a missing tooth
   81e18:	42b3      	cmp	r3, r6
   81e1a:	d2ed      	bcs.n	81df8 <math_find_event_tooth_from_number_of_teeths+0x20>
			(*EventTooth)++;
   81e1c:	6808      	ldr	r0, [r1, #0]
   81e1e:	3001      	adds	r0, #1
   81e20:	6008      	str	r0, [r1, #0]
			NrOfMissingTeethsAtEvent = 0;
   81e22:	4660      	mov	r0, ip
   81e24:	e7ea      	b.n	81dfc <math_find_event_tooth_from_number_of_teeths+0x24>
   81e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t NrOfMissingTeethsAtEvent = 0; // this should not exceed 2 generally
   81e28:	2000      	movs	r0, #0
		}
	}
	// TODO: Check if CurrentCrankTooth is between 22 - 23 if so, change a variable pointer !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	return NrOfMissingTeethsAtEvent;
   81e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81e2c:	20071040 	.word	0x20071040

00081e30 <sensors_init>:
 */ 

 #include "sensors.h"

void sensors_init(void)
{
   81e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81e34:	2400      	movs	r4, #0
	// Initialize sensor look up vector/table
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81e36:	4e0e      	ldr	r6, [pc, #56]	; (81e70 <sensors_init+0x40>)
   81e38:	f8df 8040 	ldr.w	r8, [pc, #64]	; 81e7c <sensors_init+0x4c>
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81e3c:	4f0d      	ldr	r7, [pc, #52]	; (81e74 <sensors_init+0x44>)
   81e3e:	b2a5      	uxth	r5, r4
		CltAdc_LUT[i]		= eeprom_read_byte(EEPROM_CLT_ADC_INDEX + i);
   81e40:	f505 7058 	add.w	r0, r5, #864	; 0x360
   81e44:	b280      	uxth	r0, r0
   81e46:	47b0      	blx	r6
   81e48:	f808 0004 	strb.w	r0, [r8, r4]
		IatAdc_LUT[i]		= eeprom_read_byte(EEPROM_IAT_ADC_INDEX + i);
   81e4c:	f505 60ec 	add.w	r0, r5, #1888	; 0x760
   81e50:	b280      	uxth	r0, r0
   81e52:	47b0      	blx	r6
   81e54:	5538      	strb	r0, [r7, r4]
		AfrAdc_LUT[i]		= eeprom_read_byte(EEPROM_AFR_ADC_INDEX + i);
   81e56:	f505 6036 	add.w	r0, r5, #2912	; 0xb60
   81e5a:	b280      	uxth	r0, r0
   81e5c:	47b0      	blx	r6
   81e5e:	4b06      	ldr	r3, [pc, #24]	; (81e78 <sensors_init+0x48>)
   81e60:	5518      	strb	r0, [r3, r4]
   81e62:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   81e64:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
   81e68:	d1e9      	bne.n	81e3e <sensors_init+0xe>
	}
}
   81e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81e6e:	bf00      	nop
   81e70:	0008110d 	.word	0x0008110d
   81e74:	20071938 	.word	0x20071938
   81e78:	20071dc8 	.word	0x20071dc8
   81e7c:	200714b8 	.word	0x200714b8

00081e80 <sensors_read_adc>:

void sensors_read_adc(void)
{
   81e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// TODO: TURN GLOBAL INTERRUPTS OFF
	engine_realtime.Clt = CltAdc_LUT[math_find_median(AdcData[ADC_CLT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81e84:	4d28      	ldr	r5, [pc, #160]	; (81f28 <sensors_read_adc+0xa8>)
   81e86:	2103      	movs	r1, #3
   81e88:	4628      	mov	r0, r5
   81e8a:	4e28      	ldr	r6, [pc, #160]	; (81f2c <sensors_read_adc+0xac>)
   81e8c:	47b0      	blx	r6
   81e8e:	4b28      	ldr	r3, [pc, #160]	; (81f30 <sensors_read_adc+0xb0>)
   81e90:	5c1b      	ldrb	r3, [r3, r0]
   81e92:	b2db      	uxtb	r3, r3
   81e94:	4c27      	ldr	r4, [pc, #156]	; (81f34 <sensors_read_adc+0xb4>)
   81e96:	71e3      	strb	r3, [r4, #7]
	engine_realtime.Iat = IatAdc_LUT[math_find_median(AdcData[ADC_IAT_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81e98:	2103      	movs	r1, #3
   81e9a:	f105 000c 	add.w	r0, r5, #12
   81e9e:	47b0      	blx	r6
   81ea0:	4b25      	ldr	r3, [pc, #148]	; (81f38 <sensors_read_adc+0xb8>)
   81ea2:	5c1b      	ldrb	r3, [r3, r0]
   81ea4:	b2db      	uxtb	r3, r3
   81ea6:	71a3      	strb	r3, [r4, #6]
	engine_realtime.Afr = AfrAdc_LUT[math_find_median(AdcData[ADC_AFR_CH], ADC_MEDIAN_FILTER_LENGTH)];
   81ea8:	2103      	movs	r1, #3
   81eaa:	1da8      	adds	r0, r5, #6
   81eac:	47b0      	blx	r6
   81eae:	4b23      	ldr	r3, [pc, #140]	; (81f3c <sensors_read_adc+0xbc>)
   81eb0:	5c1b      	ldrb	r3, [r3, r0]
   81eb2:	b2db      	uxtb	r3, r3
   81eb4:	72a3      	strb	r3, [r4, #10]
	engine_realtime.Map = math_map_adc(engine_config2.MapMin, engine_config2.MapMax, math_find_median(AdcData[ADC_MAP_CH], ADC_MEDIAN_FILTER_LENGTH));
   81eb6:	4f22      	ldr	r7, [pc, #136]	; (81f40 <sensors_read_adc+0xc0>)
   81eb8:	f897 803d 	ldrb.w	r8, [r7, #61]	; 0x3d
   81ebc:	fa5f f888 	uxtb.w	r8, r8
   81ec0:	f8b7 903e 	ldrh.w	r9, [r7, #62]	; 0x3e
   81ec4:	fa1f f989 	uxth.w	r9, r9
   81ec8:	2103      	movs	r1, #3
   81eca:	f105 0012 	add.w	r0, r5, #18
   81ece:	47b0      	blx	r6
   81ed0:	4602      	mov	r2, r0
   81ed2:	4649      	mov	r1, r9
   81ed4:	4640      	mov	r0, r8
   81ed6:	f8df 8070 	ldr.w	r8, [pc, #112]	; 81f48 <sensors_read_adc+0xc8>
   81eda:	47c0      	blx	r8
   81edc:	b280      	uxth	r0, r0
   81ede:	80a0      	strh	r0, [r4, #4]
	engine_realtime.TpsAdc = math_find_median(AdcData[ADC_TPS_CH], ADC_MEDIAN_FILTER_LENGTH) >> 2; // Change to 8 bit 
   81ee0:	3d18      	subs	r5, #24
   81ee2:	2103      	movs	r1, #3
   81ee4:	4628      	mov	r0, r5
   81ee6:	47b0      	blx	r6
   81ee8:	f3c0 0087 	ubfx	r0, r0, #2, #8
   81eec:	7220      	strb	r0, [r4, #8]
	engine_realtime.Tps = math_map(0, 100, engine_realtime.TpsAdc - engine_config2.TpsMin, engine_config2.TpsMax - engine_config2.TpsMin);
   81eee:	7a21      	ldrb	r1, [r4, #8]
   81ef0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
   81ef4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
   81ef8:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
   81efc:	1a1b      	subs	r3, r3, r0
   81efe:	b29b      	uxth	r3, r3
   81f00:	1a8a      	subs	r2, r1, r2
   81f02:	2164      	movs	r1, #100	; 0x64
   81f04:	2000      	movs	r0, #0
   81f06:	4f0f      	ldr	r7, [pc, #60]	; (81f44 <sensors_read_adc+0xc4>)
   81f08:	47b8      	blx	r7
   81f0a:	b2c0      	uxtb	r0, r0
   81f0c:	7620      	strb	r0, [r4, #24]
	engine_realtime.BattVolt = math_map_adc(0, 160, math_find_median(AdcData[ADC_BATT_CH], ADC_MEDIAN_FILTER_LENGTH));
   81f0e:	2103      	movs	r1, #3
   81f10:	f105 0048 	add.w	r0, r5, #72	; 0x48
   81f14:	47b0      	blx	r6
   81f16:	4602      	mov	r2, r0
   81f18:	21a0      	movs	r1, #160	; 0xa0
   81f1a:	2000      	movs	r0, #0
   81f1c:	47c0      	blx	r8
   81f1e:	b2c0      	uxtb	r0, r0
   81f20:	7260      	strb	r0, [r4, #9]
   81f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81f26:	bf00      	nop
   81f28:	200718d4 	.word	0x200718d4
   81f2c:	00081ae9 	.word	0x00081ae9
   81f30:	200714b8 	.word	0x200714b8
   81f34:	20071484 	.word	0x20071484
   81f38:	20071938 	.word	0x20071938
   81f3c:	20071dc8 	.word	0x20071dc8
   81f40:	20070ff4 	.word	0x20070ff4
   81f44:	00081ad7 	.word	0x00081ad7
   81f48:	00081acd 	.word	0x00081acd

00081f4c <storage_struct_read_eeprom_init>:
 #include "storage.h"


 // Read the EEPROM and store the according byte in ascending order
 void storage_struct_read_eeprom_init(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
 {
   81f4c:	b508      	push	{r3, lr}
   81f4e:	4613      	mov	r3, r2
	at24cxx_read_continuous(EepromIndex, ConfigLen, ConfigStructPointer);
   81f50:	4602      	mov	r2, r0
   81f52:	4618      	mov	r0, r3
   81f54:	4b01      	ldr	r3, [pc, #4]	; (81f5c <storage_struct_read_eeprom_init+0x10>)
   81f56:	4798      	blx	r3
   81f58:	bd08      	pop	{r3, pc}
   81f5a:	bf00      	nop
   81f5c:	00080241 	.word	0x00080241

00081f60 <storage_init_struct_to_zero>:
 }

 void storage_init_struct_to_zero(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
 {
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81f60:	b141      	cbz	r1, 81f74 <storage_init_struct_to_zero+0x14>
   81f62:	1e43      	subs	r3, r0, #1
   81f64:	1e4a      	subs	r2, r1, #1
   81f66:	b292      	uxth	r2, r2
   81f68:	4410      	add	r0, r2
		 *(ConfigStructPointer + i) = 0;
   81f6a:	2200      	movs	r2, #0
   81f6c:	f803 2f01 	strb.w	r2, [r3, #1]!
	 for (uint16_t i = 0; i < ConfigLen; i++)
   81f70:	4283      	cmp	r3, r0
   81f72:	d1fb      	bne.n	81f6c <storage_init_struct_to_zero+0xc>
   81f74:	4770      	bx	lr
	...

00081f78 <tables_Table3D_alloc_mem>:
 */ 

#include "tables.h"

void tables_Table3D_alloc_mem(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize)
{
   81f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81f7c:	4607      	mov	r7, r0
   81f7e:	460e      	mov	r6, r1
   81f80:	4691      	mov	r9, r2
// LSD, lna svo dlkur (line then column)
	Current->Table = (uint8_t **)malloc(Ysize * sizeof(uint8_t*));
   81f82:	0090      	lsls	r0, r2, #2
   81f84:	4b13      	ldr	r3, [pc, #76]	; (81fd4 <tables_Table3D_alloc_mem+0x5c>)
   81f86:	4798      	blx	r3
   81f88:	6038      	str	r0, [r7, #0]
	for (uint8_t i = 0; i < Ysize; i++)
   81f8a:	f1b9 0f00 	cmp.w	r9, #0
   81f8e:	d011      	beq.n	81fb4 <tables_Table3D_alloc_mem+0x3c>
   81f90:	f109 38ff 	add.w	r8, r9, #4294967295
   81f94:	fa5f f888 	uxtb.w	r8, r8
   81f98:	f108 0801 	add.w	r8, r8, #1
   81f9c:	ea4f 0888 	mov.w	r8, r8, lsl #2
   81fa0:	2400      	movs	r4, #0
		Current->Table[i] = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81fa2:	f8df a030 	ldr.w	sl, [pc, #48]	; 81fd4 <tables_Table3D_alloc_mem+0x5c>
   81fa6:	683d      	ldr	r5, [r7, #0]
   81fa8:	4630      	mov	r0, r6
   81faa:	47d0      	blx	sl
   81fac:	5128      	str	r0, [r5, r4]
   81fae:	3404      	adds	r4, #4
	for (uint8_t i = 0; i < Ysize; i++)
   81fb0:	4544      	cmp	r4, r8
   81fb2:	d1f8      	bne.n	81fa6 <tables_Table3D_alloc_mem+0x2e>
	Current->Xbin = (uint8_t *)malloc(Xsize * sizeof(uint8_t));
   81fb4:	4630      	mov	r0, r6
   81fb6:	4c07      	ldr	r4, [pc, #28]	; (81fd4 <tables_Table3D_alloc_mem+0x5c>)
   81fb8:	47a0      	blx	r4
   81fba:	6078      	str	r0, [r7, #4]
	Current->Ybin = (uint8_t *)malloc(Ysize * sizeof(uint8_t));
   81fbc:	4648      	mov	r0, r9
   81fbe:	47a0      	blx	r4
   81fc0:	60b8      	str	r0, [r7, #8]
	Current->Xsize = Xsize;
   81fc2:	733e      	strb	r6, [r7, #12]
	Current->Ysize = Ysize;
   81fc4:	f887 900d 	strb.w	r9, [r7, #13]
	Current->Bytes = (uint16_t) Xsize * Ysize + Xsize + Ysize;
   81fc8:	fb09 6606 	mla	r6, r9, r6, r6
   81fcc:	444e      	add	r6, r9
   81fce:	81fe      	strh	r6, [r7, #14]
   81fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81fd4:	00083a75 	.word	0x00083a75

00081fd8 <tables_Table3D_read_eeprom>:
}

void tables_Table3D_read_eeprom(struct Table3D *Current, uint16_t EepromIndex)
{
   81fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81fda:	4605      	mov	r5, r0
   81fdc:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81fde:	7b43      	ldrb	r3, [r0, #13]
   81fe0:	b17b      	cbz	r3, 82002 <tables_Table3D_read_eeprom+0x2a>
   81fe2:	2400      	movs	r4, #0
	{
		storage_struct_read_eeprom_init(Current->Table[i], Current->Xsize, EepromIndex);
   81fe4:	4f0d      	ldr	r7, [pc, #52]	; (8201c <tables_Table3D_read_eeprom+0x44>)
   81fe6:	682b      	ldr	r3, [r5, #0]
   81fe8:	4632      	mov	r2, r6
   81fea:	7b29      	ldrb	r1, [r5, #12]
   81fec:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   81ff0:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   81ff2:	7b2a      	ldrb	r2, [r5, #12]
   81ff4:	4432      	add	r2, r6
   81ff6:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   81ff8:	3401      	adds	r4, #1
   81ffa:	b2e4      	uxtb	r4, r4
   81ffc:	7b6b      	ldrb	r3, [r5, #13]
   81ffe:	42a3      	cmp	r3, r4
   82000:	d8f1      	bhi.n	81fe6 <tables_Table3D_read_eeprom+0xe>
	} 
	storage_struct_read_eeprom_init(Current->Xbin, Current->Xsize, EepromIndex);
   82002:	4632      	mov	r2, r6
   82004:	7b29      	ldrb	r1, [r5, #12]
   82006:	6868      	ldr	r0, [r5, #4]
   82008:	4c04      	ldr	r4, [pc, #16]	; (8201c <tables_Table3D_read_eeprom+0x44>)
   8200a:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   8200c:	7b2a      	ldrb	r2, [r5, #12]
   8200e:	4432      	add	r2, r6
	storage_struct_read_eeprom_init(Current->Ybin, Current->Ysize, EepromIndex);
   82010:	b292      	uxth	r2, r2
   82012:	7b69      	ldrb	r1, [r5, #13]
   82014:	68a8      	ldr	r0, [r5, #8]
   82016:	47a0      	blx	r4
   82018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8201a:	bf00      	nop
   8201c:	00081f4d 	.word	0x00081f4d

00082020 <tables_Table3D_init>:
}

void tables_Table3D_init(struct Table3D *Current, uint8_t Xsize, uint8_t Ysize, uint16_t EepromIndex)
{
   82020:	b538      	push	{r3, r4, r5, lr}
   82022:	4604      	mov	r4, r0
   82024:	461d      	mov	r5, r3
	tables_Table3D_alloc_mem(Current, Xsize, Ysize);
   82026:	4b03      	ldr	r3, [pc, #12]	; (82034 <tables_Table3D_init+0x14>)
   82028:	4798      	blx	r3
	tables_Table3D_read_eeprom(Current, EepromIndex);
   8202a:	4629      	mov	r1, r5
   8202c:	4620      	mov	r0, r4
   8202e:	4b02      	ldr	r3, [pc, #8]	; (82038 <tables_Table3D_init+0x18>)
   82030:	4798      	blx	r3
   82032:	bd38      	pop	{r3, r4, r5, pc}
   82034:	00081f79 	.word	0x00081f79
   82038:	00081fd9 	.word	0x00081fd9

0008203c <table_init>:
}

// Initialization function for arrays
void table_init(void)
{
   8203c:	b510      	push	{r4, lr}
	tables_Table3D_init(&VE, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_VE_INDEX);
   8203e:	2300      	movs	r3, #0
   82040:	2210      	movs	r2, #16
   82042:	4611      	mov	r1, r2
   82044:	4807      	ldr	r0, [pc, #28]	; (82064 <table_init+0x28>)
   82046:	4c08      	ldr	r4, [pc, #32]	; (82068 <table_init+0x2c>)
   82048:	47a0      	blx	r4
	tables_Table3D_init(&AFR, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_AFR_INDEX);
   8204a:	f44f 7390 	mov.w	r3, #288	; 0x120
   8204e:	2210      	movs	r2, #16
   82050:	4611      	mov	r1, r2
   82052:	4806      	ldr	r0, [pc, #24]	; (8206c <table_init+0x30>)
   82054:	47a0      	blx	r4
	tables_Table3D_init(&IGN, THREE_D_TABLE_SIZE, THREE_D_TABLE_SIZE, EEPROM_IGN_INDEX);
   82056:	f44f 7310 	mov.w	r3, #576	; 0x240
   8205a:	2210      	movs	r2, #16
   8205c:	4611      	mov	r1, r2
   8205e:	4804      	ldr	r0, [pc, #16]	; (82070 <table_init+0x34>)
   82060:	47a0      	blx	r4
   82062:	bd10      	pop	{r4, pc}
   82064:	20070f24 	.word	0x20070f24
   82068:	00082021 	.word	0x00082021
   8206c:	20071d3c 	.word	0x20071d3c
   82070:	20071da0 	.word	0x20071da0

00082074 <timer_init>:

/* TimerChannel is 0-8 and priority is nested vector interrupt priority */
void timer_init(uint32_t TimerChannel, uint32_t TimerMode, uint32_t InterruptMode, uint8_t TimerInterruptPriority)
{
	// Check if the programmer is screwed
	if (TimerChannel > 8)
   82074:	2808      	cmp	r0, #8
   82076:	d900      	bls.n	8207a <timer_init+0x6>
   82078:	4770      	bx	lr
{
   8207a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8207e:	461f      	mov	r7, r3
   82080:	4616      	mov	r6, r2
   82082:	4688      	mov	r8, r1
   82084:	4605      	mov	r5, r0
		return;
		
	// Enable peripheral clock
	pmc_enable_periph_clk(ID_TC0 + TimerChannel);
   82086:	f100 0a1b 	add.w	sl, r0, #27
   8208a:	4650      	mov	r0, sl
   8208c:	4b16      	ldr	r3, [pc, #88]	; (820e8 <timer_init+0x74>)
   8208e:	4798      	blx	r3
	
	Tc *Timer;
	// Initialize timer
	if (TimerChannel < 3) // TC0
   82090:	2d02      	cmp	r5, #2
   82092:	d925      	bls.n	820e0 <timer_init+0x6c>
		Timer = TC0; 
	else if (TimerChannel < 6) // TC1
		Timer = TC1;
	else // TC2
		Timer = TC2;
   82094:	4b15      	ldr	r3, [pc, #84]	; (820ec <timer_init+0x78>)
   82096:	4a16      	ldr	r2, [pc, #88]	; (820f0 <timer_init+0x7c>)
   82098:	2d05      	cmp	r5, #5
   8209a:	bf94      	ite	ls
   8209c:	4691      	movls	r9, r2
   8209e:	4699      	movhi	r9, r3
		
	tc_init(Timer, (TimerChannel%3), TimerMode);
   820a0:	4c14      	ldr	r4, [pc, #80]	; (820f4 <timer_init+0x80>)
   820a2:	fba4 3405 	umull	r3, r4, r4, r5
   820a6:	0864      	lsrs	r4, r4, #1
   820a8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   820ac:	1b2c      	subs	r4, r5, r4
   820ae:	4642      	mov	r2, r8
   820b0:	4621      	mov	r1, r4
   820b2:	4648      	mov	r0, r9
   820b4:	4b10      	ldr	r3, [pc, #64]	; (820f8 <timer_init+0x84>)
   820b6:	4798      	blx	r3
	
	interrupts_enable_interrupt_vector(TC0_IRQn + TimerChannel, TimerInterruptPriority);
   820b8:	4639      	mov	r1, r7
   820ba:	4650      	mov	r0, sl
   820bc:	4b0f      	ldr	r3, [pc, #60]	; (820fc <timer_init+0x88>)
   820be:	4798      	blx	r3
	
	tc_enable_interrupt(Timer, (TimerChannel%3), InterruptMode);
   820c0:	4632      	mov	r2, r6
   820c2:	4621      	mov	r1, r4
   820c4:	4648      	mov	r0, r9
   820c6:	4b0e      	ldr	r3, [pc, #56]	; (82100 <timer_init+0x8c>)
   820c8:	4798      	blx	r3
	
	tc_start(Timer, (TimerChannel%3));
   820ca:	4621      	mov	r1, r4
   820cc:	4648      	mov	r0, r9
   820ce:	4b0d      	ldr	r3, [pc, #52]	; (82104 <timer_init+0x90>)
   820d0:	4798      	blx	r3
	
	// TODO !!!!!!!!!!!!!
	TC8_Overflow = FALSE;
   820d2:	2300      	movs	r3, #0
   820d4:	4a0c      	ldr	r2, [pc, #48]	; (82108 <timer_init+0x94>)
   820d6:	7013      	strb	r3, [r2, #0]
	millis = 0;
   820d8:	4a0c      	ldr	r2, [pc, #48]	; (8210c <timer_init+0x98>)
   820da:	6013      	str	r3, [r2, #0]
   820dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Timer = TC0; 
   820e0:	f8df 902c 	ldr.w	r9, [pc, #44]	; 82110 <timer_init+0x9c>
   820e4:	e7dc      	b.n	820a0 <timer_init+0x2c>
   820e6:	bf00      	nop
   820e8:	000806fd 	.word	0x000806fd
   820ec:	40088000 	.word	0x40088000
   820f0:	40084000 	.word	0x40084000
   820f4:	aaaaaaab 	.word	0xaaaaaaab
   820f8:	00080751 	.word	0x00080751
   820fc:	000817b9 	.word	0x000817b9
   82100:	00080781 	.word	0x00080781
   82104:	00080769 	.word	0x00080769
   82108:	20070a30 	.word	0x20070a30
   8210c:	20072280 	.word	0x20072280
   82110:	40080000 	.word	0x40080000

00082114 <timer_do_cylinder>:
}

void timer_do_cylinder(uint8_t CylinderNr)
{
   82114:	b538      	push	{r3, r4, r5, lr}
	//uart_transfer('a'); uart_print_int(CylinderNr); uart_new_line();
	struct cylinder_ *Cyl = &cylinder[CylinderNr];
	uint32_t CounterValue = Cyl->Tc_channel->TC_CV;
   82116:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   8211a:	4b36      	ldr	r3, [pc, #216]	; (821f4 <timer_do_cylinder+0xe0>)
   8211c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   82120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82122:	691a      	ldr	r2, [r3, #16]
	uint32_t TimerStatus = Cyl->Tc_channel->TC_SR;
   82124:	6a1b      	ldr	r3, [r3, #32]
	if (TimerStatus & TC_SR_CPAS) // Compare register A ignition 1
   82126:	f013 0f04 	tst.w	r3, #4
   8212a:	d00e      	beq.n	8214a <timer_do_cylinder+0x36>
	{
		if (DwellFirstFlag)
   8212c:	4a32      	ldr	r2, [pc, #200]	; (821f8 <timer_do_cylinder+0xe4>)
   8212e:	7812      	ldrb	r2, [r2, #0]
   82130:	2a00      	cmp	r2, #0
   82132:	d038      	beq.n	821a6 <timer_do_cylinder+0x92>
		{
			Cyl->Ign_pio->PIO_SODR	=	Cyl->IgnOutputPin;			// Sets pin to high
   82134:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   82138:	492e      	ldr	r1, [pc, #184]	; (821f4 <timer_do_cylinder+0xe0>)
   8213a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   8213e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   82140:	6a92      	ldr	r2, [r2, #40]	; 0x28
   82142:	630a      	str	r2, [r1, #48]	; 0x30
			DwellFirstFlag = FALSE;
   82144:	2100      	movs	r1, #0
   82146:	4a2c      	ldr	r2, [pc, #176]	; (821f8 <timer_do_cylinder+0xe4>)
   82148:	7011      	strb	r1, [r2, #0]
		else
		{
			Cyl->Ign_pio->PIO_CODR	=	Cyl->IgnOutputPin;			// Sets pin PC19 to low
		}
	}
	if (TimerStatus & TC_SR_CPBS) // Compare register B injector 1
   8214a:	f013 0f08 	tst.w	r3, #8
   8214e:	d029      	beq.n	821a4 <timer_do_cylinder+0x90>
   82150:	4604      	mov	r4, r0
	{
		if (Cyl->InjEventPending)
   82152:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   82156:	4b27      	ldr	r3, [pc, #156]	; (821f4 <timer_do_cylinder+0xe0>)
   82158:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   8215c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
   82160:	2b00      	cmp	r3, #0
   82162:	d138      	bne.n	821d6 <timer_do_cylinder+0xc2>
			Cyl->Inj_pio->PIO_SODR = Cyl->InjOutputPin;			// Sets pin to high
			Cyl->InjEventPending = FALSE;
		}
		else
		{
			Cyl->Inj_pio->PIO_CODR = Cyl->InjOutputPin;			// Sets pin to high
   82164:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
   82168:	4a22      	ldr	r2, [pc, #136]	; (821f4 <timer_do_cylinder+0xe0>)
   8216a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8216e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   82170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82172:	6353      	str	r3, [r2, #52]	; 0x34
		}
		if (Cyl->InjEventOnSameTooth)							// Check if Off event is at the same tooth
   82174:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
   82178:	4a1e      	ldr	r2, [pc, #120]	; (821f4 <timer_do_cylinder+0xe0>)
   8217a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   8217e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   82182:	b17b      	cbz	r3, 821a4 <timer_do_cylinder+0x90>
		{
			Cyl->Tc_channel->TC_RB = Cyl->Tc_channel->TC_CV + Cyl->InjCntTimingOff;
   82184:	4613      	mov	r3, r2
   82186:	0120      	lsls	r0, r4, #4
   82188:	1b02      	subs	r2, r0, r4
   8218a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   8218e:	6b95      	ldr	r5, [r2, #56]	; 0x38
   82190:	6929      	ldr	r1, [r5, #16]
   82192:	6992      	ldr	r2, [r2, #24]
   82194:	440a      	add	r2, r1
   82196:	61aa      	str	r2, [r5, #24]
			Cyl->InjEventOnSameTooth = FALSE;
   82198:	1b04      	subs	r4, r0, r4
   8219a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
   8219e:	2200      	movs	r2, #0
   821a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
   821a4:	bd38      	pop	{r3, r4, r5, pc}
		else if (DwellSecondFlag)
   821a6:	4a15      	ldr	r2, [pc, #84]	; (821fc <timer_do_cylinder+0xe8>)
   821a8:	7812      	ldrb	r2, [r2, #0]
   821aa:	b15a      	cbz	r2, 821c4 <timer_do_cylinder+0xb0>
			Cyl->Ign_pio->PIO_SODR	=	Cyl->IgnOutputPin;			// Sets pin to high
   821ac:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   821b0:	4910      	ldr	r1, [pc, #64]	; (821f4 <timer_do_cylinder+0xe0>)
   821b2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   821b6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   821b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
   821ba:	630a      	str	r2, [r1, #48]	; 0x30
			DwellSecondFlag = FALSE;
   821bc:	2100      	movs	r1, #0
   821be:	4a0f      	ldr	r2, [pc, #60]	; (821fc <timer_do_cylinder+0xe8>)
   821c0:	7011      	strb	r1, [r2, #0]
   821c2:	e7c2      	b.n	8214a <timer_do_cylinder+0x36>
			Cyl->Ign_pio->PIO_CODR	=	Cyl->IgnOutputPin;			// Sets pin PC19 to low
   821c4:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   821c8:	490a      	ldr	r1, [pc, #40]	; (821f4 <timer_do_cylinder+0xe0>)
   821ca:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   821ce:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   821d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
   821d2:	634a      	str	r2, [r1, #52]	; 0x34
   821d4:	e7b9      	b.n	8214a <timer_do_cylinder+0x36>
			uart_transfer('B');
   821d6:	2042      	movs	r0, #66	; 0x42
   821d8:	4b09      	ldr	r3, [pc, #36]	; (82200 <timer_do_cylinder+0xec>)
   821da:	4798      	blx	r3
			Cyl->Inj_pio->PIO_SODR = Cyl->InjOutputPin;			// Sets pin to high
   821dc:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
   821e0:	4a04      	ldr	r2, [pc, #16]	; (821f4 <timer_do_cylinder+0xe0>)
   821e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   821e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   821e8:	6b19      	ldr	r1, [r3, #48]	; 0x30
   821ea:	6311      	str	r1, [r2, #48]	; 0x30
			Cyl->InjEventPending = FALSE;
   821ec:	2200      	movs	r2, #0
   821ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   821f2:	e7bf      	b.n	82174 <timer_do_cylinder+0x60>
   821f4:	20070e34 	.word	0x20070e34
   821f8:	200721c8 	.word	0x200721c8
   821fc:	20070a31 	.word	0x20070a31
   82200:	00082bdd 	.word	0x00082bdd

00082204 <TC0_Handler>:
	CPBS: RB Compare Status 
	CPCS: RC Compare Status                                             */
/************************************************************************/

// Cylinder handlers
void TC0_Handler(void) { timer_do_cylinder(CYLINDER_1_TIMER); }
   82204:	b508      	push	{r3, lr}
   82206:	2000      	movs	r0, #0
   82208:	4b01      	ldr	r3, [pc, #4]	; (82210 <TC0_Handler+0xc>)
   8220a:	4798      	blx	r3
   8220c:	bd08      	pop	{r3, pc}
   8220e:	bf00      	nop
   82210:	00082115 	.word	0x00082115

00082214 <TC1_Handler>:
void TC1_Handler(void) { timer_do_cylinder(CYLINDER_2_TIMER); }
   82214:	b508      	push	{r3, lr}
   82216:	2001      	movs	r0, #1
   82218:	4b01      	ldr	r3, [pc, #4]	; (82220 <TC1_Handler+0xc>)
   8221a:	4798      	blx	r3
   8221c:	bd08      	pop	{r3, pc}
   8221e:	bf00      	nop
   82220:	00082115 	.word	0x00082115

00082224 <TC2_Handler>:
void TC2_Handler(void) { timer_do_cylinder(CYLINDER_3_TIMER); }
   82224:	b508      	push	{r3, lr}
   82226:	2002      	movs	r0, #2
   82228:	4b01      	ldr	r3, [pc, #4]	; (82230 <TC2_Handler+0xc>)
   8222a:	4798      	blx	r3
   8222c:	bd08      	pop	{r3, pc}
   8222e:	bf00      	nop
   82230:	00082115 	.word	0x00082115

00082234 <TC3_Handler>:
void TC3_Handler(void) { timer_do_cylinder(CYLINDER_4_TIMER); }
   82234:	b508      	push	{r3, lr}
   82236:	2003      	movs	r0, #3
   82238:	4b01      	ldr	r3, [pc, #4]	; (82240 <TC3_Handler+0xc>)
   8223a:	4798      	blx	r3
   8223c:	bd08      	pop	{r3, pc}
   8223e:	bf00      	nop
   82240:	00082115 	.word	0x00082115

00082244 <TC4_Handler>:
void TC4_Handler(void) { timer_do_cylinder(CYLINDER_5_TIMER); }
   82244:	b508      	push	{r3, lr}
   82246:	2004      	movs	r0, #4
   82248:	4b01      	ldr	r3, [pc, #4]	; (82250 <TC4_Handler+0xc>)
   8224a:	4798      	blx	r3
   8224c:	bd08      	pop	{r3, pc}
   8224e:	bf00      	nop
   82250:	00082115 	.word	0x00082115

00082254 <TC5_Handler>:
void TC5_Handler(void) { timer_do_cylinder(CYLINDER_6_TIMER); }
   82254:	b508      	push	{r3, lr}
   82256:	2005      	movs	r0, #5
   82258:	4b01      	ldr	r3, [pc, #4]	; (82260 <TC5_Handler+0xc>)
   8225a:	4798      	blx	r3
   8225c:	bd08      	pop	{r3, pc}
   8225e:	bf00      	nop
   82260:	00082115 	.word	0x00082115

00082264 <TC6_Handler>:
void TC6_Handler(void) { timer_do_cylinder(CYLINDER_7_TIMER); }
   82264:	b508      	push	{r3, lr}
   82266:	2006      	movs	r0, #6
   82268:	4b01      	ldr	r3, [pc, #4]	; (82270 <TC6_Handler+0xc>)
   8226a:	4798      	blx	r3
   8226c:	bd08      	pop	{r3, pc}
   8226e:	bf00      	nop
   82270:	00082115 	.word	0x00082115

00082274 <TC7_Handler>:
void TC7_Handler(void) { timer_do_cylinder(CYLINDER_8_TIMER); }
   82274:	b508      	push	{r3, lr}
   82276:	2007      	movs	r0, #7
   82278:	4b01      	ldr	r3, [pc, #4]	; (82280 <TC7_Handler+0xc>)
   8227a:	4798      	blx	r3
   8227c:	bd08      	pop	{r3, pc}
   8227e:	bf00      	nop
   82280:	00082115 	.word	0x00082115

00082284 <TC8_Handler>:

// GLOBAL_TIMER
void TC8_Handler(void)
{
   82284:	b538      	push	{r3, r4, r5, lr}
	// Read the current TC8 Counter Value
	uint32_t CounterValue = TC2->TC_CHANNEL[2].TC_CV;
   82286:	4b22      	ldr	r3, [pc, #136]	; (82310 <TC8_Handler+0x8c>)
   82288:	f8d3 5090 	ldr.w	r5, [r3, #144]	; 0x90
	// Read the current TC8 Status, Compare or overflow
	uint32_t TimerStatus = TC2->TC_CHANNEL[2].TC_SR;
   8228c:	f8d3 40a0 	ldr.w	r4, [r3, #160]	; 0xa0
	
	if (TimerStatus & TC_SR_CPAS) // Compare Register A ADC control
   82290:	f014 0f04 	tst.w	r4, #4
   82294:	d10e      	bne.n	822b4 <TC8_Handler+0x30>
	{
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
		adc_start(ADC);
		//uart_transfer('a');
	}
	if (TimerStatus & TC_SR_CPBS) // Compare register B extra
   82296:	f014 0f08 	tst.w	r4, #8
   8229a:	d004      	beq.n	822a6 <TC8_Handler+0x22>
	{
		TC2->TC_CHANNEL[2].TC_RB = CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC;
   8229c:	f605 2341 	addw	r3, r5, #2625	; 0xa41
   822a0:	4a1b      	ldr	r2, [pc, #108]	; (82310 <TC8_Handler+0x8c>)
   822a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		//tc_write_rb(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		// TODO: START UART
		//uart_transfer('b');
	}
	if (TimerStatus & TC_SR_CPCS) // Compare register C interrupt per millisec
   822a6:	f014 0f10 	tst.w	r4, #16
   822aa:	d111      	bne.n	822d0 <TC8_Handler+0x4c>
	{
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
		millis++;
		//tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqTelemetryScaler);
	}
	if (TimerStatus & TC_SR_COVFS)
   822ac:	f014 0f01 	tst.w	r4, #1
   822b0:	d119      	bne.n	822e6 <TC8_Handler+0x62>
   822b2:	bd38      	pop	{r3, r4, r5, pc}
		tc_write_ra(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   822b4:	4b17      	ldr	r3, [pc, #92]	; (82314 <TC8_Handler+0x90>)
   822b6:	881b      	ldrh	r3, [r3, #0]
   822b8:	4a17      	ldr	r2, [pc, #92]	; (82318 <TC8_Handler+0x94>)
   822ba:	fb92 f2f3 	sdiv	r2, r2, r3
   822be:	442a      	add	r2, r5
   822c0:	2102      	movs	r1, #2
   822c2:	4813      	ldr	r0, [pc, #76]	; (82310 <TC8_Handler+0x8c>)
   822c4:	4b15      	ldr	r3, [pc, #84]	; (8231c <TC8_Handler+0x98>)
   822c6:	4798      	blx	r3
		adc_start(ADC);
   822c8:	4815      	ldr	r0, [pc, #84]	; (82320 <TC8_Handler+0x9c>)
   822ca:	4b16      	ldr	r3, [pc, #88]	; (82324 <TC8_Handler+0xa0>)
   822cc:	4798      	blx	r3
   822ce:	e7e2      	b.n	82296 <TC8_Handler+0x12>
		tc_write_rc(TC2, 2, CounterValue + GLOBAL_TIMER_FREQ/MILLI_SEC);
   822d0:	f605 2241 	addw	r2, r5, #2625	; 0xa41
   822d4:	2102      	movs	r1, #2
   822d6:	480e      	ldr	r0, [pc, #56]	; (82310 <TC8_Handler+0x8c>)
   822d8:	4b13      	ldr	r3, [pc, #76]	; (82328 <TC8_Handler+0xa4>)
   822da:	4798      	blx	r3
		millis++;
   822dc:	4a13      	ldr	r2, [pc, #76]	; (8232c <TC8_Handler+0xa8>)
   822de:	6813      	ldr	r3, [r2, #0]
   822e0:	3301      	adds	r3, #1
   822e2:	6013      	str	r3, [r2, #0]
   822e4:	e7e2      	b.n	822ac <TC8_Handler+0x28>
	{
		TC8_Overflow = TRUE;
   822e6:	2201      	movs	r2, #1
   822e8:	4b11      	ldr	r3, [pc, #68]	; (82330 <TC8_Handler+0xac>)
   822ea:	701a      	strb	r2, [r3, #0]
		tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   822ec:	4b09      	ldr	r3, [pc, #36]	; (82314 <TC8_Handler+0x90>)
   822ee:	881b      	ldrh	r3, [r3, #0]
   822f0:	4c07      	ldr	r4, [pc, #28]	; (82310 <TC8_Handler+0x8c>)
   822f2:	4a09      	ldr	r2, [pc, #36]	; (82318 <TC8_Handler+0x94>)
   822f4:	fb92 f2f3 	sdiv	r2, r2, r3
   822f8:	2102      	movs	r1, #2
   822fa:	4620      	mov	r0, r4
   822fc:	4b07      	ldr	r3, [pc, #28]	; (8231c <TC8_Handler+0x98>)
   822fe:	4798      	blx	r3
		//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqUARTScaler);
		tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   82300:	f640 2241 	movw	r2, #2625	; 0xa41
   82304:	2102      	movs	r1, #2
   82306:	4620      	mov	r0, r4
   82308:	4b07      	ldr	r3, [pc, #28]	; (82328 <TC8_Handler+0xa4>)
   8230a:	4798      	blx	r3
		// TODO MAYBE
	}
}
   8230c:	e7d1      	b.n	822b2 <TC8_Handler+0x2e>
   8230e:	bf00      	nop
   82310:	40088000 	.word	0x40088000
   82314:	20071934 	.word	0x20071934
   82318:	00280de8 	.word	0x00280de8
   8231c:	00080771 	.word	0x00080771
   82320:	400c0000 	.word	0x400c0000
   82324:	000802e7 	.word	0x000802e7
   82328:	00080779 	.word	0x00080779
   8232c:	20072280 	.word	0x20072280
   82330:	20070a30 	.word	0x20070a30

00082334 <tunerstudio_init>:
#include "tunerstudiocomm.h"

// Initialization function
void tunerstudio_init(void)
{
	CurrPage = 255;
   82334:	22ff      	movs	r2, #255	; 0xff
   82336:	4b07      	ldr	r3, [pc, #28]	; (82354 <tunerstudio_init+0x20>)
   82338:	701a      	strb	r2, [r3, #0]
	NewPageFlag = FALSE;
   8233a:	2300      	movs	r3, #0
   8233c:	4a06      	ldr	r2, [pc, #24]	; (82358 <tunerstudio_init+0x24>)
   8233e:	7013      	strb	r3, [r2, #0]
	WriteFlag = FALSE;
   82340:	4a06      	ldr	r2, [pc, #24]	; (8235c <tunerstudio_init+0x28>)
   82342:	7013      	strb	r3, [r2, #0]
	Offset1 = 0;
   82344:	4a06      	ldr	r2, [pc, #24]	; (82360 <tunerstudio_init+0x2c>)
   82346:	7013      	strb	r3, [r2, #0]
	Offset2 = 0;
   82348:	4a06      	ldr	r2, [pc, #24]	; (82364 <tunerstudio_init+0x30>)
   8234a:	7013      	strb	r3, [r2, #0]
	OffsetFlag = FALSE;
   8234c:	4a06      	ldr	r2, [pc, #24]	; (82368 <tunerstudio_init+0x34>)
   8234e:	7013      	strb	r3, [r2, #0]
   82350:	4770      	bx	lr
   82352:	bf00      	nop
   82354:	20070a24 	.word	0x20070a24
   82358:	2007227d 	.word	0x2007227d
   8235c:	200709d6 	.word	0x200709d6
   82360:	20071d3a 	.word	0x20071d3a
   82364:	20071d4c 	.word	0x20071d4c
   82368:	20071d39 	.word	0x20071d39

0008236c <tunerstudio_send_struct>:
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
}
 

void tunerstudio_send_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen)
{
   8236c:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < ConfigLen; i++)
   8236e:	b149      	cbz	r1, 82384 <tunerstudio_send_struct+0x18>
   82370:	1e44      	subs	r4, r0, #1
   82372:	1e4d      	subs	r5, r1, #1
   82374:	b2ad      	uxth	r5, r5
   82376:	4405      	add	r5, r0
		uart_load_tx_buffer(*((uint8_t *)ConfigStructPointer + i));
   82378:	4e04      	ldr	r6, [pc, #16]	; (8238c <tunerstudio_send_struct+0x20>)
   8237a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   8237e:	47b0      	blx	r6
	for (uint16_t i = 0; i < ConfigLen; i++)
   82380:	42ac      	cmp	r4, r5
   82382:	d1fa      	bne.n	8237a <tunerstudio_send_struct+0xe>
	uart_enable_tx_interrupt();
   82384:	4b02      	ldr	r3, [pc, #8]	; (82390 <tunerstudio_send_struct+0x24>)
   82386:	4798      	blx	r3
   82388:	bd70      	pop	{r4, r5, r6, pc}
   8238a:	bf00      	nop
   8238c:	00082b39 	.word	0x00082b39
   82390:	00082b55 	.word	0x00082b55

00082394 <tunerstudio_send_Table3D>:
{
   82394:	b570      	push	{r4, r5, r6, lr}
   82396:	4605      	mov	r5, r0
	for (uint8_t i = 0; i < Current->Ysize; i++)
   82398:	7b43      	ldrb	r3, [r0, #13]
   8239a:	b15b      	cbz	r3, 823b4 <tunerstudio_send_Table3D+0x20>
   8239c:	2400      	movs	r4, #0
		tunerstudio_send_struct(Current->Table[i], Current->Xsize);
   8239e:	4e09      	ldr	r6, [pc, #36]	; (823c4 <tunerstudio_send_Table3D+0x30>)
   823a0:	682b      	ldr	r3, [r5, #0]
   823a2:	7b29      	ldrb	r1, [r5, #12]
   823a4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   823a8:	47b0      	blx	r6
	for (uint8_t i = 0; i < Current->Ysize; i++)
   823aa:	3401      	adds	r4, #1
   823ac:	b2e4      	uxtb	r4, r4
   823ae:	7b6b      	ldrb	r3, [r5, #13]
   823b0:	42a3      	cmp	r3, r4
   823b2:	d8f5      	bhi.n	823a0 <tunerstudio_send_Table3D+0xc>
	tunerstudio_send_struct(Current->Xbin, Current->Xsize);
   823b4:	7b29      	ldrb	r1, [r5, #12]
   823b6:	6868      	ldr	r0, [r5, #4]
   823b8:	4c02      	ldr	r4, [pc, #8]	; (823c4 <tunerstudio_send_Table3D+0x30>)
   823ba:	47a0      	blx	r4
	tunerstudio_send_struct(Current->Ybin, Current->Ysize);
   823bc:	7b69      	ldrb	r1, [r5, #13]
   823be:	68a8      	ldr	r0, [r5, #8]
   823c0:	47a0      	blx	r4
   823c2:	bd70      	pop	{r4, r5, r6, pc}
   823c4:	0008236d 	.word	0x0008236d

000823c8 <tunerstudio_send_page>:
{
   823c8:	b508      	push	{r3, lr}
	switch(CurrPage)
   823ca:	4b1b      	ldr	r3, [pc, #108]	; (82438 <tunerstudio_send_page+0x70>)
   823cc:	781b      	ldrb	r3, [r3, #0]
   823ce:	3b01      	subs	r3, #1
   823d0:	2b08      	cmp	r3, #8
   823d2:	d82f      	bhi.n	82434 <tunerstudio_send_page+0x6c>
   823d4:	e8df f003 	tbb	[pc, r3]
   823d8:	120e0905 	.word	0x120e0905
   823dc:	25201b17 	.word	0x25201b17
   823e0:	2a          	.byte	0x2a
   823e1:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_send_Table3D(&VE);										break;
   823e2:	4816      	ldr	r0, [pc, #88]	; (8243c <tunerstudio_send_page+0x74>)
   823e4:	4b16      	ldr	r3, [pc, #88]	; (82440 <tunerstudio_send_page+0x78>)
   823e6:	4798      	blx	r3
   823e8:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG2:	tunerstudio_send_struct(&engine_config2, sizeof(engine_config2));	break;
   823ea:	214a      	movs	r1, #74	; 0x4a
   823ec:	4815      	ldr	r0, [pc, #84]	; (82444 <tunerstudio_send_page+0x7c>)
   823ee:	4b16      	ldr	r3, [pc, #88]	; (82448 <tunerstudio_send_page+0x80>)
   823f0:	4798      	blx	r3
   823f2:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_send_Table3D(&IGN);										break;
   823f4:	4815      	ldr	r0, [pc, #84]	; (8244c <tunerstudio_send_page+0x84>)
   823f6:	4b12      	ldr	r3, [pc, #72]	; (82440 <tunerstudio_send_page+0x78>)
   823f8:	4798      	blx	r3
   823fa:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG4:	tunerstudio_send_struct(&engine_config4, sizeof(engine_config4));	break;
   823fc:	2140      	movs	r1, #64	; 0x40
   823fe:	4814      	ldr	r0, [pc, #80]	; (82450 <tunerstudio_send_page+0x88>)
   82400:	4b11      	ldr	r3, [pc, #68]	; (82448 <tunerstudio_send_page+0x80>)
   82402:	4798      	blx	r3
   82404:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_send_Table3D(&AFR);										break;
   82406:	4813      	ldr	r0, [pc, #76]	; (82454 <tunerstudio_send_page+0x8c>)
   82408:	4b0d      	ldr	r3, [pc, #52]	; (82440 <tunerstudio_send_page+0x78>)
   8240a:	4798      	blx	r3
   8240c:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG6:	tunerstudio_send_struct(&engine_config6, sizeof(engine_config6));	break;
   8240e:	2140      	movs	r1, #64	; 0x40
   82410:	4811      	ldr	r0, [pc, #68]	; (82458 <tunerstudio_send_page+0x90>)
   82412:	4b0d      	ldr	r3, [pc, #52]	; (82448 <tunerstudio_send_page+0x80>)
   82414:	4798      	blx	r3
   82416:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG7:	tunerstudio_send_struct(&engine_config7, sizeof(engine_config7));	break;
   82418:	2140      	movs	r1, #64	; 0x40
   8241a:	4810      	ldr	r0, [pc, #64]	; (8245c <tunerstudio_send_page+0x94>)
   8241c:	4b0a      	ldr	r3, [pc, #40]	; (82448 <tunerstudio_send_page+0x80>)
   8241e:	4798      	blx	r3
   82420:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG8:	tunerstudio_send_struct(&engine_config8, sizeof(engine_config8));	break;
   82422:	21a0      	movs	r1, #160	; 0xa0
   82424:	480e      	ldr	r0, [pc, #56]	; (82460 <tunerstudio_send_page+0x98>)
   82426:	4b08      	ldr	r3, [pc, #32]	; (82448 <tunerstudio_send_page+0x80>)
   82428:	4798      	blx	r3
   8242a:	bd08      	pop	{r3, pc}
		case PAGE_CONFIG9:	tunerstudio_send_struct(&engine_config9, sizeof(engine_config9));	break;
   8242c:	21c0      	movs	r1, #192	; 0xc0
   8242e:	480d      	ldr	r0, [pc, #52]	; (82464 <tunerstudio_send_page+0x9c>)
   82430:	4b05      	ldr	r3, [pc, #20]	; (82448 <tunerstudio_send_page+0x80>)
   82432:	4798      	blx	r3
   82434:	bd08      	pop	{r3, pc}
   82436:	bf00      	nop
   82438:	20070a24 	.word	0x20070a24
   8243c:	20070f24 	.word	0x20070f24
   82440:	00082395 	.word	0x00082395
   82444:	20070ff4 	.word	0x20070ff4
   82448:	0008236d 	.word	0x0008236d
   8244c:	20071da0 	.word	0x20071da0
   82450:	20071040 	.word	0x20071040
   82454:	20071d3c 	.word	0x20071d3c
   82458:	200709e4 	.word	0x200709e4
   8245c:	20071d5c 	.word	0x20071d5c
   82460:	200721cc 	.word	0x200721cc
   82464:	20070f34 	.word	0x20070f34

00082468 <tunerstudio_write_Table3D>:
}

void tunerstudio_write_Table3D(struct Table3D *Current, uint8_t data)
{
	// table[line][column]
	if (!Offset2){ // Write data to table
   82468:	4b0d      	ldr	r3, [pc, #52]	; (824a0 <tunerstudio_write_Table3D+0x38>)
   8246a:	781b      	ldrb	r3, [r3, #0]
   8246c:	b143      	cbz	r3, 82480 <tunerstudio_write_Table3D+0x18>
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
	}
	else 
	{
		if (Offset1 < THREE_D_TABLE_SIZE)
   8246e:	4b0d      	ldr	r3, [pc, #52]	; (824a4 <tunerstudio_write_Table3D+0x3c>)
   82470:	781b      	ldrb	r3, [r3, #0]
   82472:	2b0f      	cmp	r3, #15
   82474:	d910      	bls.n	82498 <tunerstudio_write_Table3D+0x30>
		{
			Current->Xbin[Offset1] = data;
		}
		else
		{
			Current->Ybin[Offset1 - THREE_D_TABLE_SIZE] = data;
   82476:	6882      	ldr	r2, [r0, #8]
   82478:	4413      	add	r3, r2
   8247a:	f803 1c10 	strb.w	r1, [r3, #-16]
		}
	}
}
   8247e:	4770      	bx	lr
{
   82480:	b410      	push	{r4}
		Current->Table[Offset1 >> 4][Offset1 & 0x0f] = data;
   82482:	4b08      	ldr	r3, [pc, #32]	; (824a4 <tunerstudio_write_Table3D+0x3c>)
   82484:	781b      	ldrb	r3, [r3, #0]
   82486:	091c      	lsrs	r4, r3, #4
   82488:	6802      	ldr	r2, [r0, #0]
   8248a:	f003 030f 	and.w	r3, r3, #15
   8248e:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
   82492:	54d1      	strb	r1, [r2, r3]
}
   82494:	bc10      	pop	{r4}
   82496:	4770      	bx	lr
			Current->Xbin[Offset1] = data;
   82498:	6842      	ldr	r2, [r0, #4]
   8249a:	54d1      	strb	r1, [r2, r3]
   8249c:	4770      	bx	lr
   8249e:	bf00      	nop
   824a0:	20071d4c 	.word	0x20071d4c
   824a4:	20071d3a 	.word	0x20071d3a

000824a8 <tunerstudio_write_data>:
{
   824a8:	b508      	push	{r3, lr}
	switch(CurrPage)
   824aa:	4b1c      	ldr	r3, [pc, #112]	; (8251c <tunerstudio_write_data+0x74>)
   824ac:	781b      	ldrb	r3, [r3, #0]
   824ae:	3b01      	subs	r3, #1
   824b0:	2b08      	cmp	r3, #8
   824b2:	d832      	bhi.n	8251a <tunerstudio_write_data+0x72>
   824b4:	e8df f003 	tbb	[pc, r3]
   824b8:	140f0a05 	.word	0x140f0a05
   824bc:	28231e19 	.word	0x28231e19
   824c0:	2d          	.byte	0x2d
   824c1:	00          	.byte	0x00
		case PAGE_VE:		tunerstudio_write_Table3D(&VE, data);				break;
   824c2:	b2c1      	uxtb	r1, r0
   824c4:	4816      	ldr	r0, [pc, #88]	; (82520 <tunerstudio_write_data+0x78>)
   824c6:	4b17      	ldr	r3, [pc, #92]	; (82524 <tunerstudio_write_data+0x7c>)
   824c8:	4798      	blx	r3
   824ca:	bd08      	pop	{r3, pc}

void tunerstudio_write_struct(uint8_t *ConfigStructPointer, uint8_t data)
{
	*(ConfigStructPointer + Offset1) = data;
   824cc:	4b16      	ldr	r3, [pc, #88]	; (82528 <tunerstudio_write_data+0x80>)
   824ce:	781a      	ldrb	r2, [r3, #0]
   824d0:	4b16      	ldr	r3, [pc, #88]	; (8252c <tunerstudio_write_data+0x84>)
		case PAGE_CONFIG2:	tunerstudio_write_struct(&engine_config2, data);	break;
   824d2:	54d0      	strb	r0, [r2, r3]
   824d4:	bd08      	pop	{r3, pc}
		case PAGE_IGN:		tunerstudio_write_Table3D(&IGN, data);				break;
   824d6:	b2c1      	uxtb	r1, r0
   824d8:	4815      	ldr	r0, [pc, #84]	; (82530 <tunerstudio_write_data+0x88>)
   824da:	4b12      	ldr	r3, [pc, #72]	; (82524 <tunerstudio_write_data+0x7c>)
   824dc:	4798      	blx	r3
   824de:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   824e0:	4b11      	ldr	r3, [pc, #68]	; (82528 <tunerstudio_write_data+0x80>)
   824e2:	781a      	ldrb	r2, [r3, #0]
   824e4:	4b13      	ldr	r3, [pc, #76]	; (82534 <tunerstudio_write_data+0x8c>)
		case PAGE_CONFIG4:	tunerstudio_write_struct(&engine_config4, data);	break;
   824e6:	54d0      	strb	r0, [r2, r3]
   824e8:	bd08      	pop	{r3, pc}
		case PAGE_AFR:		tunerstudio_write_Table3D(&AFR, data);				break;
   824ea:	b2c1      	uxtb	r1, r0
   824ec:	4812      	ldr	r0, [pc, #72]	; (82538 <tunerstudio_write_data+0x90>)
   824ee:	4b0d      	ldr	r3, [pc, #52]	; (82524 <tunerstudio_write_data+0x7c>)
   824f0:	4798      	blx	r3
   824f2:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   824f4:	4b0c      	ldr	r3, [pc, #48]	; (82528 <tunerstudio_write_data+0x80>)
   824f6:	781a      	ldrb	r2, [r3, #0]
   824f8:	4b10      	ldr	r3, [pc, #64]	; (8253c <tunerstudio_write_data+0x94>)
		case PAGE_CONFIG6:	tunerstudio_write_struct(&engine_config6, data);	break;
   824fa:	54d0      	strb	r0, [r2, r3]
   824fc:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   824fe:	4b0a      	ldr	r3, [pc, #40]	; (82528 <tunerstudio_write_data+0x80>)
   82500:	781a      	ldrb	r2, [r3, #0]
   82502:	4b0f      	ldr	r3, [pc, #60]	; (82540 <tunerstudio_write_data+0x98>)
		case PAGE_CONFIG7:	tunerstudio_write_struct(&engine_config7, data);	break;
   82504:	54d0      	strb	r0, [r2, r3]
   82506:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82508:	4b07      	ldr	r3, [pc, #28]	; (82528 <tunerstudio_write_data+0x80>)
   8250a:	781a      	ldrb	r2, [r3, #0]
   8250c:	4b0d      	ldr	r3, [pc, #52]	; (82544 <tunerstudio_write_data+0x9c>)
		case PAGE_CONFIG8:	tunerstudio_write_struct(&engine_config8, data);	break;
   8250e:	54d0      	strb	r0, [r2, r3]
   82510:	bd08      	pop	{r3, pc}
	*(ConfigStructPointer + Offset1) = data;
   82512:	4b05      	ldr	r3, [pc, #20]	; (82528 <tunerstudio_write_data+0x80>)
   82514:	781a      	ldrb	r2, [r3, #0]
   82516:	4b0c      	ldr	r3, [pc, #48]	; (82548 <tunerstudio_write_data+0xa0>)
		case PAGE_CONFIG9:	tunerstudio_write_struct(&engine_config9, data);	break;
   82518:	54d0      	strb	r0, [r2, r3]
   8251a:	bd08      	pop	{r3, pc}
   8251c:	20070a24 	.word	0x20070a24
   82520:	20070f24 	.word	0x20070f24
   82524:	00082469 	.word	0x00082469
   82528:	20071d3a 	.word	0x20071d3a
   8252c:	20070ff4 	.word	0x20070ff4
   82530:	20071da0 	.word	0x20071da0
   82534:	20071040 	.word	0x20071040
   82538:	20071d3c 	.word	0x20071d3c
   8253c:	200709e4 	.word	0x200709e4
   82540:	20071d5c 	.word	0x20071d5c
   82544:	200721cc 	.word	0x200721cc
   82548:	20070f34 	.word	0x20070f34

0008254c <tunerstudio_burn_value_if_changed>:
	EepromIndex += Current->Xsize;
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
}

void tunerstudio_burn_value_if_changed(uint32_t TempValue, uint16_t EepromIndex)
{
   8254c:	b538      	push	{r3, r4, r5, lr}
   8254e:	4605      	mov	r5, r0
   82550:	460c      	mov	r4, r1
	if (eeprom_read_byte(EepromIndex) != TempValue){ // Compare current value with EEPROM value, update EEPROM if it is not the same
   82552:	4608      	mov	r0, r1
   82554:	4b04      	ldr	r3, [pc, #16]	; (82568 <tunerstudio_burn_value_if_changed+0x1c>)
   82556:	4798      	blx	r3
   82558:	42a8      	cmp	r0, r5
   8255a:	d003      	beq.n	82564 <tunerstudio_burn_value_if_changed+0x18>
		at24cxx_write_byte(EepromIndex, TempValue);
   8255c:	b2e9      	uxtb	r1, r5
   8255e:	4620      	mov	r0, r4
   82560:	4b02      	ldr	r3, [pc, #8]	; (8256c <tunerstudio_burn_value_if_changed+0x20>)
   82562:	4798      	blx	r3
   82564:	bd38      	pop	{r3, r4, r5, pc}
   82566:	bf00      	nop
   82568:	0008110d 	.word	0x0008110d
   8256c:	000801b5 	.word	0x000801b5

00082570 <tunerstudio_burn_struct>:
	}
}

void tunerstudio_burn_struct(uint8_t *ConfigStructPointer, uint16_t ConfigLen, uint16_t EepromIndex)
{
   82570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   82572:	4b0c      	ldr	r3, [pc, #48]	; (825a4 <tunerstudio_burn_struct+0x34>)
   82574:	7fdb      	ldrb	r3, [r3, #31]
   82576:	b2db      	uxtb	r3, r3
   82578:	2b01      	cmp	r3, #1
   8257a:	d00f      	beq.n	8259c <tunerstudio_burn_struct+0x2c>
   8257c:	4614      	mov	r4, r2
	{	
		uart_print_string("EEPROM Fault");
		return;
	}
	for (uint16_t i = 0; i < ConfigLen; i++)
   8257e:	b161      	cbz	r1, 8259a <tunerstudio_burn_struct+0x2a>
   82580:	1e45      	subs	r5, r0, #1
   82582:	4411      	add	r1, r2
   82584:	b28e      	uxth	r6, r1
		tunerstudio_burn_value_if_changed(*((uint8_t *)ConfigStructPointer + i), EepromIndex + i);
   82586:	4f08      	ldr	r7, [pc, #32]	; (825a8 <tunerstudio_burn_struct+0x38>)
   82588:	4621      	mov	r1, r4
   8258a:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   8258e:	47b8      	blx	r7
   82590:	3401      	adds	r4, #1
   82592:	b2a4      	uxth	r4, r4
	for (uint16_t i = 0; i < ConfigLen; i++)
   82594:	42b4      	cmp	r4, r6
   82596:	d1f7      	bne.n	82588 <tunerstudio_burn_struct+0x18>
   82598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8259a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   8259c:	4803      	ldr	r0, [pc, #12]	; (825ac <tunerstudio_burn_struct+0x3c>)
   8259e:	4b04      	ldr	r3, [pc, #16]	; (825b0 <tunerstudio_burn_struct+0x40>)
   825a0:	4798      	blx	r3
		return;
   825a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   825a4:	20071484 	.word	0x20071484
   825a8:	0008254d 	.word	0x0008254d
   825ac:	00084404 	.word	0x00084404
   825b0:	00082c55 	.word	0x00082c55

000825b4 <tunerstudio_burn_Table3D>:
{
   825b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (engine_realtime.TwiFault == TRUE) // check if communication with EEPROM is okay
   825b6:	4b14      	ldr	r3, [pc, #80]	; (82608 <tunerstudio_burn_Table3D+0x54>)
   825b8:	7fdb      	ldrb	r3, [r3, #31]
   825ba:	b2db      	uxtb	r3, r3
   825bc:	2b01      	cmp	r3, #1
   825be:	d01f      	beq.n	82600 <tunerstudio_burn_Table3D+0x4c>
   825c0:	4605      	mov	r5, r0
   825c2:	460e      	mov	r6, r1
	for (uint8_t i = 0; i < Current->Ysize; i++)
   825c4:	7b43      	ldrb	r3, [r0, #13]
   825c6:	b17b      	cbz	r3, 825e8 <tunerstudio_burn_Table3D+0x34>
   825c8:	2400      	movs	r4, #0
		tunerstudio_burn_struct(Current->Table[i], Current->Xsize, EepromIndex);
   825ca:	4f10      	ldr	r7, [pc, #64]	; (8260c <tunerstudio_burn_Table3D+0x58>)
   825cc:	682b      	ldr	r3, [r5, #0]
   825ce:	4632      	mov	r2, r6
   825d0:	7b29      	ldrb	r1, [r5, #12]
   825d2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   825d6:	47b8      	blx	r7
		EepromIndex += Current->Xsize;
   825d8:	7b2a      	ldrb	r2, [r5, #12]
   825da:	4432      	add	r2, r6
   825dc:	b296      	uxth	r6, r2
	for (uint8_t i = 0; i < Current->Ysize; i++)
   825de:	3401      	adds	r4, #1
   825e0:	b2e4      	uxtb	r4, r4
   825e2:	7b6b      	ldrb	r3, [r5, #13]
   825e4:	42a3      	cmp	r3, r4
   825e6:	d8f1      	bhi.n	825cc <tunerstudio_burn_Table3D+0x18>
	tunerstudio_burn_struct(Current->Xbin, Current->Xsize, EepromIndex);
   825e8:	4632      	mov	r2, r6
   825ea:	7b29      	ldrb	r1, [r5, #12]
   825ec:	6868      	ldr	r0, [r5, #4]
   825ee:	4c07      	ldr	r4, [pc, #28]	; (8260c <tunerstudio_burn_Table3D+0x58>)
   825f0:	47a0      	blx	r4
	EepromIndex += Current->Xsize;
   825f2:	7b2a      	ldrb	r2, [r5, #12]
   825f4:	4432      	add	r2, r6
	tunerstudio_burn_struct(Current->Ybin, Current->Ysize, EepromIndex);
   825f6:	b292      	uxth	r2, r2
   825f8:	7b69      	ldrb	r1, [r5, #13]
   825fa:	68a8      	ldr	r0, [r5, #8]
   825fc:	47a0      	blx	r4
   825fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uart_print_string("EEPROM Fault");
   82600:	4803      	ldr	r0, [pc, #12]	; (82610 <tunerstudio_burn_Table3D+0x5c>)
   82602:	4b04      	ldr	r3, [pc, #16]	; (82614 <tunerstudio_burn_Table3D+0x60>)
   82604:	4798      	blx	r3
		return;
   82606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82608:	20071484 	.word	0x20071484
   8260c:	00082571 	.word	0x00082571
   82610:	00084404 	.word	0x00084404
   82614:	00082c55 	.word	0x00082c55

00082618 <tunerstudio_burn_page_eeprom>:
{
   82618:	b508      	push	{r3, lr}
	switch(CurrPage)
   8261a:	4b23      	ldr	r3, [pc, #140]	; (826a8 <tunerstudio_burn_page_eeprom+0x90>)
   8261c:	781b      	ldrb	r3, [r3, #0]
   8261e:	3b01      	subs	r3, #1
   82620:	2b08      	cmp	r3, #8
   82622:	d840      	bhi.n	826a6 <tunerstudio_burn_page_eeprom+0x8e>
   82624:	e8df f003 	tbb	[pc, r3]
   82628:	17110a05 	.word	0x17110a05
   8262c:	322b241e 	.word	0x322b241e
   82630:	39          	.byte	0x39
   82631:	00          	.byte	0x00
		case 1: tunerstudio_burn_Table3D(&VE, EEPROM_VE_INDEX);											break;
   82632:	2100      	movs	r1, #0
   82634:	481d      	ldr	r0, [pc, #116]	; (826ac <tunerstudio_burn_page_eeprom+0x94>)
   82636:	4b1e      	ldr	r3, [pc, #120]	; (826b0 <tunerstudio_burn_page_eeprom+0x98>)
   82638:	4798      	blx	r3
   8263a:	bd08      	pop	{r3, pc}
		case 2: tunerstudio_burn_struct(&engine_config2, sizeof(engine_config2), EEPROM_CONFIG2_INDEX);	break;
   8263c:	f241 3288 	movw	r2, #5000	; 0x1388
   82640:	214a      	movs	r1, #74	; 0x4a
   82642:	481c      	ldr	r0, [pc, #112]	; (826b4 <tunerstudio_burn_page_eeprom+0x9c>)
   82644:	4b1c      	ldr	r3, [pc, #112]	; (826b8 <tunerstudio_burn_page_eeprom+0xa0>)
   82646:	4798      	blx	r3
   82648:	bd08      	pop	{r3, pc}
		case 3: tunerstudio_burn_Table3D(&IGN, EEPROM_IGN_INDEX);										break;
   8264a:	f44f 7110 	mov.w	r1, #576	; 0x240
   8264e:	481b      	ldr	r0, [pc, #108]	; (826bc <tunerstudio_burn_page_eeprom+0xa4>)
   82650:	4b17      	ldr	r3, [pc, #92]	; (826b0 <tunerstudio_burn_page_eeprom+0x98>)
   82652:	4798      	blx	r3
   82654:	bd08      	pop	{r3, pc}
		case 4: tunerstudio_burn_struct(&engine_config4, sizeof(engine_config4), EEPROM_CONFIG4_INDEX);	break;
   82656:	f241 4250 	movw	r2, #5200	; 0x1450
   8265a:	2140      	movs	r1, #64	; 0x40
   8265c:	4818      	ldr	r0, [pc, #96]	; (826c0 <tunerstudio_burn_page_eeprom+0xa8>)
   8265e:	4b16      	ldr	r3, [pc, #88]	; (826b8 <tunerstudio_burn_page_eeprom+0xa0>)
   82660:	4798      	blx	r3
   82662:	bd08      	pop	{r3, pc}
		case 5: tunerstudio_burn_Table3D(&AFR, EEPROM_AFR_INDEX);										break;
   82664:	f44f 7190 	mov.w	r1, #288	; 0x120
   82668:	4816      	ldr	r0, [pc, #88]	; (826c4 <tunerstudio_burn_page_eeprom+0xac>)
   8266a:	4b11      	ldr	r3, [pc, #68]	; (826b0 <tunerstudio_burn_page_eeprom+0x98>)
   8266c:	4798      	blx	r3
   8266e:	bd08      	pop	{r3, pc}
		case 6: tunerstudio_burn_struct(&engine_config6, sizeof(engine_config6), EEPROM_CONFIG6_INDEX);	break;
   82670:	f241 5218 	movw	r2, #5400	; 0x1518
   82674:	2140      	movs	r1, #64	; 0x40
   82676:	4814      	ldr	r0, [pc, #80]	; (826c8 <tunerstudio_burn_page_eeprom+0xb0>)
   82678:	4b0f      	ldr	r3, [pc, #60]	; (826b8 <tunerstudio_burn_page_eeprom+0xa0>)
   8267a:	4798      	blx	r3
   8267c:	bd08      	pop	{r3, pc}
		case 7: tunerstudio_burn_struct(&engine_config7, sizeof(engine_config7), EEPROM_CONFIG7_INDEX);	break;
   8267e:	f44f 52af 	mov.w	r2, #5600	; 0x15e0
   82682:	2140      	movs	r1, #64	; 0x40
   82684:	4811      	ldr	r0, [pc, #68]	; (826cc <tunerstudio_burn_page_eeprom+0xb4>)
   82686:	4b0c      	ldr	r3, [pc, #48]	; (826b8 <tunerstudio_burn_page_eeprom+0xa0>)
   82688:	4798      	blx	r3
   8268a:	bd08      	pop	{r3, pc}
		case 8: tunerstudio_burn_struct(&engine_config8, sizeof(engine_config8), EEPROM_CONFIG8_INDEX);	break;
   8268c:	f241 62a8 	movw	r2, #5800	; 0x16a8
   82690:	21a0      	movs	r1, #160	; 0xa0
   82692:	480f      	ldr	r0, [pc, #60]	; (826d0 <tunerstudio_burn_page_eeprom+0xb8>)
   82694:	4b08      	ldr	r3, [pc, #32]	; (826b8 <tunerstudio_burn_page_eeprom+0xa0>)
   82696:	4798      	blx	r3
   82698:	bd08      	pop	{r3, pc}
		case 9: tunerstudio_burn_struct(&engine_config9, sizeof(engine_config9), EEPROM_CONFIG9_INDEX);	break;
   8269a:	f241 7270 	movw	r2, #6000	; 0x1770
   8269e:	21c0      	movs	r1, #192	; 0xc0
   826a0:	480c      	ldr	r0, [pc, #48]	; (826d4 <tunerstudio_burn_page_eeprom+0xbc>)
   826a2:	4b05      	ldr	r3, [pc, #20]	; (826b8 <tunerstudio_burn_page_eeprom+0xa0>)
   826a4:	4798      	blx	r3
   826a6:	bd08      	pop	{r3, pc}
   826a8:	20070a24 	.word	0x20070a24
   826ac:	20070f24 	.word	0x20070f24
   826b0:	000825b5 	.word	0x000825b5
   826b4:	20070ff4 	.word	0x20070ff4
   826b8:	00082571 	.word	0x00082571
   826bc:	20071da0 	.word	0x20071da0
   826c0:	20071040 	.word	0x20071040
   826c4:	20071d3c 	.word	0x20071d3c
   826c8:	200709e4 	.word	0x200709e4
   826cc:	20071d5c 	.word	0x20071d5c
   826d0:	200721cc 	.word	0x200721cc
   826d4:	20070f34 	.word	0x20070f34

000826d8 <tunerstudio_update_calib_vect_helper>:
			default: break;
		}
	}
}
void tunerstudio_update_calib_vect_helper(uint8_t NrOfBytes, uint16_t EepromIndex)
{
   826d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   826dc:	4680      	mov	r8, r0
   826de:	460d      	mov	r5, r1
   826e0:	f501 6780 	add.w	r7, r1, #1024	; 0x400
   826e4:	b2bf      	uxth	r7, r7
	uint8_t receive[2];			// Receiving buffer
	receive[0] = receive[1] = 0;
	int16_t TempValue = 0;		// Integer, the value can be negative
	for (uint16_t i = 0; i < LUT_SIZE; i++)
	{
		receive[0] = uart_receive();
   826e6:	4e18      	ldr	r6, [pc, #96]	; (82748 <tunerstudio_update_calib_vect_helper+0x70>)
			TempValue = receive[0];		// AFR
		}
		else {
			receive[1] = uart_receive();
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   826e8:	f8df a064 	ldr.w	sl, [pc, #100]	; 82750 <tunerstudio_update_calib_vect_helper+0x78>
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   826ec:	f8df 9064 	ldr.w	r9, [pc, #100]	; 82754 <tunerstudio_update_calib_vect_helper+0x7c>
   826f0:	e00d      	b.n	8270e <tunerstudio_update_calib_vect_helper+0x36>
			TempValue = receive[0];		// AFR
   826f2:	b201      	sxth	r1, r0
			TempValue = 255;
		} 
		else if (TempValue < 0){ // For safety
			TempValue = 0;
		}
		at24cxx_write_byte(EepromIndex++, TempValue);
   826f4:	f105 0b01 	add.w	fp, r5, #1
   826f8:	fa1f fb8b 	uxth.w	fp, fp
   826fc:	f381 0108 	usat	r1, #8, r1
   82700:	b2c9      	uxtb	r1, r1
   82702:	4628      	mov	r0, r5
   82704:	4b11      	ldr	r3, [pc, #68]	; (8274c <tunerstudio_update_calib_vect_helper+0x74>)
   82706:	4798      	blx	r3
	for (uint16_t i = 0; i < LUT_SIZE; i++)
   82708:	455f      	cmp	r7, fp
   8270a:	d01b      	beq.n	82744 <tunerstudio_update_calib_vect_helper+0x6c>
		at24cxx_write_byte(EepromIndex++, TempValue);
   8270c:	465d      	mov	r5, fp
		receive[0] = uart_receive();
   8270e:	47b0      	blx	r6
   82710:	4604      	mov	r4, r0
		if (NrOfBytes == 1) {		
   82712:	f1b8 0f01 	cmp.w	r8, #1
   82716:	d0ec      	beq.n	826f2 <tunerstudio_update_calib_vect_helper+0x1a>
			receive[1] = uart_receive();
   82718:	47b0      	blx	r6
			TempValue = (int)((receive[1] << 8) | (receive[0]));// Put together the temperature value
   8271a:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
			TempValue = ((TempValue - 320)  * 5) / 9;			// Change to celsius from fahrenheit
   8271e:	b200      	sxth	r0, r0
   82720:	f5a0 70a0 	sub.w	r0, r0, #320	; 0x140
   82724:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   82728:	fb8a 3200 	smull	r3, r2, sl, r0
   8272c:	17c3      	asrs	r3, r0, #31
   8272e:	ebc3 0362 	rsb	r3, r3, r2, asr #1
   82732:	b21b      	sxth	r3, r3
			TempValue /= 10;									// Tunerstudio sends the value scaled up by 10
   82734:	fb89 2403 	smull	r2, r4, r9, r3
   82738:	17d9      	asrs	r1, r3, #31
   8273a:	ebc1 01a4 	rsb	r1, r1, r4, asr #2
			TempValue += TEMPERATURE_OFFSET;					// Offset to discard the need of negative integer
   8273e:	3128      	adds	r1, #40	; 0x28
   82740:	b209      	sxth	r1, r1
   82742:	e7d7      	b.n	826f4 <tunerstudio_update_calib_vect_helper+0x1c>
	}
}
   82744:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82748:	00082d21 	.word	0x00082d21
   8274c:	000801b5 	.word	0x000801b5
   82750:	38e38e39 	.word	0x38e38e39
   82754:	66666667 	.word	0x66666667

00082758 <tunerstudio_update_calib_vect>:
{
   82758:	b508      	push	{r3, lr}
	if (RxStringTail != RxStringHead)
   8275a:	4b15      	ldr	r3, [pc, #84]	; (827b0 <tunerstudio_update_calib_vect+0x58>)
   8275c:	881a      	ldrh	r2, [r3, #0]
   8275e:	b292      	uxth	r2, r2
   82760:	4b14      	ldr	r3, [pc, #80]	; (827b4 <tunerstudio_update_calib_vect+0x5c>)
   82762:	881b      	ldrh	r3, [r3, #0]
   82764:	b29b      	uxth	r3, r3
   82766:	429a      	cmp	r2, r3
   82768:	d008      	beq.n	8277c <tunerstudio_update_calib_vect+0x24>
		uart_print_string("ERROR calibration vector");
   8276a:	4813      	ldr	r0, [pc, #76]	; (827b8 <tunerstudio_update_calib_vect+0x60>)
   8276c:	4b13      	ldr	r3, [pc, #76]	; (827bc <tunerstudio_update_calib_vect+0x64>)
   8276e:	4798      	blx	r3
		RxStringTail = RxStringHead = 0;
   82770:	2300      	movs	r3, #0
   82772:	4a10      	ldr	r2, [pc, #64]	; (827b4 <tunerstudio_update_calib_vect+0x5c>)
   82774:	8013      	strh	r3, [r2, #0]
   82776:	4a0e      	ldr	r2, [pc, #56]	; (827b0 <tunerstudio_update_calib_vect+0x58>)
   82778:	8013      	strh	r3, [r2, #0]
   8277a:	bd08      	pop	{r3, pc}
		uint8_t receive = uart_receive();
   8277c:	4b10      	ldr	r3, [pc, #64]	; (827c0 <tunerstudio_update_calib_vect+0x68>)
   8277e:	4798      	blx	r3
		switch (receive)
   82780:	2801      	cmp	r0, #1
   82782:	d009      	beq.n	82798 <tunerstudio_update_calib_vect+0x40>
   82784:	b110      	cbz	r0, 8278c <tunerstudio_update_calib_vect+0x34>
   82786:	2802      	cmp	r0, #2
   82788:	d00c      	beq.n	827a4 <tunerstudio_update_calib_vect+0x4c>
   8278a:	bd08      	pop	{r3, pc}
			case CONFIG_CLT: tunerstudio_update_calib_vect_helper(2, EEPROM_CLT_ADC_INDEX); break;
   8278c:	f44f 7158 	mov.w	r1, #864	; 0x360
   82790:	2002      	movs	r0, #2
   82792:	4b0c      	ldr	r3, [pc, #48]	; (827c4 <tunerstudio_update_calib_vect+0x6c>)
   82794:	4798      	blx	r3
   82796:	bd08      	pop	{r3, pc}
			case CONFIG_IAT: tunerstudio_update_calib_vect_helper(2, EEPROM_IAT_ADC_INDEX); break;
   82798:	f44f 61ec 	mov.w	r1, #1888	; 0x760
   8279c:	2002      	movs	r0, #2
   8279e:	4b09      	ldr	r3, [pc, #36]	; (827c4 <tunerstudio_update_calib_vect+0x6c>)
   827a0:	4798      	blx	r3
   827a2:	bd08      	pop	{r3, pc}
			case CONFIG_AFR: tunerstudio_update_calib_vect_helper(1, EEPROM_AFR_ADC_INDEX); break;
   827a4:	f44f 6136 	mov.w	r1, #2912	; 0xb60
   827a8:	2001      	movs	r0, #1
   827aa:	4b06      	ldr	r3, [pc, #24]	; (827c4 <tunerstudio_update_calib_vect+0x6c>)
   827ac:	4798      	blx	r3
   827ae:	bd08      	pop	{r3, pc}
   827b0:	200714b6 	.word	0x200714b6
   827b4:	200718b8 	.word	0x200718b8
   827b8:	00084504 	.word	0x00084504
   827bc:	00082c55 	.word	0x00082c55
   827c0:	00082d21 	.word	0x00082d21
   827c4:	000826d9 	.word	0x000826d9

000827c8 <tunerstudio_debug_global_function>:

void tunerstudio_debug_global_function(void)
{
   827c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uart_print_string("MAP High: "); uart_print_int(engine_config2.MapMax); uart_new_line();
   827cc:	4830      	ldr	r0, [pc, #192]	; (82890 <tunerstudio_debug_global_function+0xc8>)
   827ce:	4e31      	ldr	r6, [pc, #196]	; (82894 <tunerstudio_debug_global_function+0xcc>)
   827d0:	47b0      	blx	r6
   827d2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 828e8 <tunerstudio_debug_global_function+0x120>
   827d6:	f8b8 003e 	ldrh.w	r0, [r8, #62]	; 0x3e
   827da:	b280      	uxth	r0, r0
   827dc:	4d2e      	ldr	r5, [pc, #184]	; (82898 <tunerstudio_debug_global_function+0xd0>)
   827de:	47a8      	blx	r5
   827e0:	4c2e      	ldr	r4, [pc, #184]	; (8289c <tunerstudio_debug_global_function+0xd4>)
   827e2:	47a0      	blx	r4
	uart_print_string("MAP Low: "); uart_print_int(engine_config2.MapMin); uart_new_line();
   827e4:	482e      	ldr	r0, [pc, #184]	; (828a0 <tunerstudio_debug_global_function+0xd8>)
   827e6:	47b0      	blx	r6
   827e8:	f898 003d 	ldrb.w	r0, [r8, #61]	; 0x3d
   827ec:	47a8      	blx	r5
   827ee:	47a0      	blx	r4
	uart_print_string("TPS High: "); uart_print_int(engine_config2.TpsMax); uart_new_line();
   827f0:	482c      	ldr	r0, [pc, #176]	; (828a4 <tunerstudio_debug_global_function+0xdc>)
   827f2:	47b0      	blx	r6
   827f4:	f898 003c 	ldrb.w	r0, [r8, #60]	; 0x3c
   827f8:	47a8      	blx	r5
   827fa:	47a0      	blx	r4
	uart_print_string("TPS Low: "); uart_print_int(engine_config2.TpsMin); uart_new_line();
   827fc:	482a      	ldr	r0, [pc, #168]	; (828a8 <tunerstudio_debug_global_function+0xe0>)
   827fe:	47b0      	blx	r6
   82800:	f898 003b 	ldrb.w	r0, [r8, #59]	; 0x3b
   82804:	47a8      	blx	r5
   82806:	47a0      	blx	r4
	uart_print_string("CLT: "); uart_print_int(engine_realtime.Clt); uart_new_line();
   82808:	4828      	ldr	r0, [pc, #160]	; (828ac <tunerstudio_debug_global_function+0xe4>)
   8280a:	47b0      	blx	r6
   8280c:	4f28      	ldr	r7, [pc, #160]	; (828b0 <tunerstudio_debug_global_function+0xe8>)
   8280e:	79f8      	ldrb	r0, [r7, #7]
   82810:	47a8      	blx	r5
   82812:	47a0      	blx	r4
	uart_print_string("IAT: "); uart_print_int(engine_realtime.Iat); uart_new_line();
   82814:	4827      	ldr	r0, [pc, #156]	; (828b4 <tunerstudio_debug_global_function+0xec>)
   82816:	47b0      	blx	r6
   82818:	79b8      	ldrb	r0, [r7, #6]
   8281a:	47a8      	blx	r5
   8281c:	47a0      	blx	r4
	uart_print_string("AFR: "); uart_print_int(engine_realtime.Afr); uart_new_line();
   8281e:	4826      	ldr	r0, [pc, #152]	; (828b8 <tunerstudio_debug_global_function+0xf0>)
   82820:	47b0      	blx	r6
   82822:	7ab8      	ldrb	r0, [r7, #10]
   82824:	47a8      	blx	r5
   82826:	47a0      	blx	r4
	uart_print_string("MAP: "); uart_print_int(engine_realtime.Map); uart_new_line();
   82828:	4824      	ldr	r0, [pc, #144]	; (828bc <tunerstudio_debug_global_function+0xf4>)
   8282a:	47b0      	blx	r6
   8282c:	88b8      	ldrh	r0, [r7, #4]
   8282e:	b280      	uxth	r0, r0
   82830:	47a8      	blx	r5
   82832:	47a0      	blx	r4
	uart_print_string("TPS: "); uart_print_int(engine_realtime.Tps); uart_new_line();
   82834:	4822      	ldr	r0, [pc, #136]	; (828c0 <tunerstudio_debug_global_function+0xf8>)
   82836:	47b0      	blx	r6
   82838:	7e38      	ldrb	r0, [r7, #24]
   8283a:	47a8      	blx	r5
   8283c:	47a0      	blx	r4
	uart_print_string("RPM: "); uart_print_int(engine_realtime.Rpm); uart_new_line();
   8283e:	4821      	ldr	r0, [pc, #132]	; (828c4 <tunerstudio_debug_global_function+0xfc>)
   82840:	47b0      	blx	r6
   82842:	89f8      	ldrh	r0, [r7, #14]
   82844:	b280      	uxth	r0, r0
   82846:	47a8      	blx	r5
   82848:	47a0      	blx	r4
	uart_print_string("TWIFault: "); uart_print_int(engine_realtime.TwiFault); uart_new_line();
   8284a:	481f      	ldr	r0, [pc, #124]	; (828c8 <tunerstudio_debug_global_function+0x100>)
   8284c:	47b0      	blx	r6
   8284e:	7ff8      	ldrb	r0, [r7, #31]
   82850:	47a8      	blx	r5
   82852:	47a0      	blx	r4
	uart_print_string("Fuel Const: "); uart_print_int(FUEL_CONST); uart_new_line();
   82854:	481d      	ldr	r0, [pc, #116]	; (828cc <tunerstudio_debug_global_function+0x104>)
   82856:	47b0      	blx	r6
   82858:	481d      	ldr	r0, [pc, #116]	; (828d0 <tunerstudio_debug_global_function+0x108>)
   8285a:	47a8      	blx	r5
   8285c:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichPct: "); uart_print_int(engine_config2.AfterStartEnrichPct); uart_new_line();
   8285e:	481d      	ldr	r0, [pc, #116]	; (828d4 <tunerstudio_debug_global_function+0x10c>)
   82860:	47b0      	blx	r6
   82862:	f898 0000 	ldrb.w	r0, [r8]
   82866:	47a8      	blx	r5
   82868:	47a0      	blx	r4
	uart_print_string("AfterStartEnrichCycles: "); uart_print_int(engine_config2.AfterStartEnrichSec); uart_new_line();
   8286a:	481b      	ldr	r0, [pc, #108]	; (828d8 <tunerstudio_debug_global_function+0x110>)
   8286c:	47b0      	blx	r6
   8286e:	f898 0001 	ldrb.w	r0, [r8, #1]
   82872:	47a8      	blx	r5
   82874:	47a0      	blx	r4
	uart_print_string("millis: "); uart_print_int(millis); uart_new_line();
   82876:	4819      	ldr	r0, [pc, #100]	; (828dc <tunerstudio_debug_global_function+0x114>)
   82878:	47b0      	blx	r6
   8287a:	4b19      	ldr	r3, [pc, #100]	; (828e0 <tunerstudio_debug_global_function+0x118>)
   8287c:	6818      	ldr	r0, [r3, #0]
   8287e:	47a8      	blx	r5
   82880:	47a0      	blx	r4
	isDebug ^= 1;
   82882:	4a18      	ldr	r2, [pc, #96]	; (828e4 <tunerstudio_debug_global_function+0x11c>)
   82884:	6813      	ldr	r3, [r2, #0]
   82886:	f083 0301 	eor.w	r3, r3, #1
   8288a:	6013      	str	r3, [r2, #0]
   8288c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82890:	00084448 	.word	0x00084448
   82894:	00082c55 	.word	0x00082c55
   82898:	00082bf1 	.word	0x00082bf1
   8289c:	00082c45 	.word	0x00082c45
   828a0:	00084454 	.word	0x00084454
   828a4:	00084460 	.word	0x00084460
   828a8:	0008446c 	.word	0x0008446c
   828ac:	00084478 	.word	0x00084478
   828b0:	20071484 	.word	0x20071484
   828b4:	00084480 	.word	0x00084480
   828b8:	00084488 	.word	0x00084488
   828bc:	00084490 	.word	0x00084490
   828c0:	00084498 	.word	0x00084498
   828c4:	000844a0 	.word	0x000844a0
   828c8:	000844a8 	.word	0x000844a8
   828cc:	000844b4 	.word	0x000844b4
   828d0:	00033ba8 	.word	0x00033ba8
   828d4:	000844c4 	.word	0x000844c4
   828d8:	000844dc 	.word	0x000844dc
   828dc:	000844f8 	.word	0x000844f8
   828e0:	20072280 	.word	0x20072280
   828e4:	20071d58 	.word	0x20071d58
   828e8:	20070ff4 	.word	0x20070ff4

000828ec <tunerstudio_command>:
{
   828ec:	b508      	push	{r3, lr}
	if (NewPageFlag)
   828ee:	4b43      	ldr	r3, [pc, #268]	; (829fc <tunerstudio_command+0x110>)
   828f0:	781b      	ldrb	r3, [r3, #0]
   828f2:	b9cb      	cbnz	r3, 82928 <tunerstudio_command+0x3c>
	if (WriteFlag)
   828f4:	4b42      	ldr	r3, [pc, #264]	; (82a00 <tunerstudio_command+0x114>)
   828f6:	781b      	ldrb	r3, [r3, #0]
   828f8:	b353      	cbz	r3, 82950 <tunerstudio_command+0x64>
		if (OffsetFlag == 0){		// Receive first offset value
   828fa:	4b42      	ldr	r3, [pc, #264]	; (82a04 <tunerstudio_command+0x118>)
   828fc:	781b      	ldrb	r3, [r3, #0]
   828fe:	b1cb      	cbz	r3, 82934 <tunerstudio_command+0x48>
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   82900:	4a41      	ldr	r2, [pc, #260]	; (82a08 <tunerstudio_command+0x11c>)
   82902:	7812      	ldrb	r2, [r2, #0]
   82904:	f002 01fd 	and.w	r1, r2, #253	; 0xfd
   82908:	2901      	cmp	r1, #1
   8290a:	d019      	beq.n	82940 <tunerstudio_command+0x54>
   8290c:	2a05      	cmp	r2, #5
   8290e:	d017      	beq.n	82940 <tunerstudio_command+0x54>
			tunerstudio_write_data(character);
   82910:	4b3e      	ldr	r3, [pc, #248]	; (82a0c <tunerstudio_command+0x120>)
   82912:	4798      	blx	r3
			Offset1 = Offset2 = OffsetFlag = WriteFlag = 0;
   82914:	2300      	movs	r3, #0
   82916:	4a3a      	ldr	r2, [pc, #232]	; (82a00 <tunerstudio_command+0x114>)
   82918:	7013      	strb	r3, [r2, #0]
   8291a:	4a3a      	ldr	r2, [pc, #232]	; (82a04 <tunerstudio_command+0x118>)
   8291c:	7013      	strb	r3, [r2, #0]
   8291e:	4a3c      	ldr	r2, [pc, #240]	; (82a10 <tunerstudio_command+0x124>)
   82920:	7013      	strb	r3, [r2, #0]
   82922:	4a3c      	ldr	r2, [pc, #240]	; (82a14 <tunerstudio_command+0x128>)
   82924:	7013      	strb	r3, [r2, #0]
			return;
   82926:	bd08      	pop	{r3, pc}
		CurrPage = character; //- '0';	// Withdraw the character value 0 (48 decimal in ASCII)
   82928:	4b37      	ldr	r3, [pc, #220]	; (82a08 <tunerstudio_command+0x11c>)
   8292a:	7018      	strb	r0, [r3, #0]
		NewPageFlag = FALSE;			// Reset the newpageflag
   8292c:	2200      	movs	r2, #0
   8292e:	4b33      	ldr	r3, [pc, #204]	; (829fc <tunerstudio_command+0x110>)
   82930:	701a      	strb	r2, [r3, #0]
		return;							// Nothing else to do in this function
   82932:	bd08      	pop	{r3, pc}
			Offset1 = character;
   82934:	4b37      	ldr	r3, [pc, #220]	; (82a14 <tunerstudio_command+0x128>)
   82936:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 1;
   82938:	2201      	movs	r2, #1
   8293a:	4b32      	ldr	r3, [pc, #200]	; (82a04 <tunerstudio_command+0x118>)
   8293c:	701a      	strb	r2, [r3, #0]
			return;
   8293e:	bd08      	pop	{r3, pc}
		else if ((CurrPage == PAGE_VE || CurrPage == PAGE_AFR || CurrPage == PAGE_IGN) && OffsetFlag != 2)
   82940:	2b02      	cmp	r3, #2
   82942:	d0e5      	beq.n	82910 <tunerstudio_command+0x24>
			Offset2 = character;
   82944:	4b32      	ldr	r3, [pc, #200]	; (82a10 <tunerstudio_command+0x124>)
   82946:	7018      	strb	r0, [r3, #0]
			OffsetFlag = 2;
   82948:	2202      	movs	r2, #2
   8294a:	4b2e      	ldr	r3, [pc, #184]	; (82a04 <tunerstudio_command+0x118>)
   8294c:	701a      	strb	r2, [r3, #0]
			return;
   8294e:	bd08      	pop	{r3, pc}
	switch (character)
   82950:	3841      	subs	r0, #65	; 0x41
   82952:	2833      	cmp	r0, #51	; 0x33
   82954:	d850      	bhi.n	829f8 <tunerstudio_command+0x10c>
   82956:	e8df f000 	tbb	[pc, r0]
   8295a:	281a      	.short	0x281a
   8295c:	2f4f4d2b 	.word	0x2f4f4d2b
   82960:	4f4f4f4f 	.word	0x4f4f4f4f
   82964:	4f4f4f4f 	.word	0x4f4f4f4f
   82968:	4f3b334f 	.word	0x4f3b334f
   8296c:	3f4f4f37 	.word	0x3f4f4f37
   82970:	4f4f4f42 	.word	0x4f4f4f42
   82974:	4f4f4f4f 	.word	0x4f4f4f4f
   82978:	4f4f4f4f 	.word	0x4f4f4f4f
   8297c:	4f4f4f4f 	.word	0x4f4f4f4f
   82980:	4f4f4f4f 	.word	0x4f4f4f4f
   82984:	4f4f4f4f 	.word	0x4f4f4f4f
   82988:	4f4f4f4f 	.word	0x4f4f4f4f
   8298c:	464f      	.short	0x464f
			engine_realtime.Seconds = millis / MILLI_SEC;
   8298e:	4b22      	ldr	r3, [pc, #136]	; (82a18 <tunerstudio_command+0x12c>)
   82990:	681b      	ldr	r3, [r3, #0]
   82992:	4a22      	ldr	r2, [pc, #136]	; (82a1c <tunerstudio_command+0x130>)
   82994:	fba2 2303 	umull	r2, r3, r2, r3
   82998:	f3c3 1387 	ubfx	r3, r3, #6, #8
   8299c:	4820      	ldr	r0, [pc, #128]	; (82a20 <tunerstudio_command+0x134>)
   8299e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
	uart_load_pdc_tx_buffer(ConfigStructPointer, ConfigLen);
   829a2:	2122      	movs	r1, #34	; 0x22
   829a4:	4b1f      	ldr	r3, [pc, #124]	; (82a24 <tunerstudio_command+0x138>)
   829a6:	4798      	blx	r3
   829a8:	bd08      	pop	{r3, pc}
		case 'B': tunerstudio_burn_page_eeprom();										break;
   829aa:	4b1f      	ldr	r3, [pc, #124]	; (82a28 <tunerstudio_command+0x13c>)
   829ac:	4798      	blx	r3
   829ae:	bd08      	pop	{r3, pc}
		case 'C': uart_interrupt_transfer(1);											break;
   829b0:	2001      	movs	r0, #1
   829b2:	4b1e      	ldr	r3, [pc, #120]	; (82a2c <tunerstudio_command+0x140>)
   829b4:	4798      	blx	r3
   829b6:	bd08      	pop	{r3, pc}
		case 'F': uart_interrupt_transfer("001");										break;
   829b8:	481d      	ldr	r0, [pc, #116]	; (82a30 <tunerstudio_command+0x144>)
   829ba:	4b1c      	ldr	r3, [pc, #112]	; (82a2c <tunerstudio_command+0x140>)
   829bc:	4798      	blx	r3
   829be:	bd08      	pop	{r3, pc}
		case 'P': NewPageFlag = TRUE;													break;
   829c0:	2201      	movs	r2, #1
   829c2:	4b0e      	ldr	r3, [pc, #56]	; (829fc <tunerstudio_command+0x110>)
   829c4:	701a      	strb	r2, [r3, #0]
   829c6:	bd08      	pop	{r3, pc}
		case 'S': uart_interrupt_transfer("RUthless V1.0 Formula Student 2017");		break;
   829c8:	481a      	ldr	r0, [pc, #104]	; (82a34 <tunerstudio_command+0x148>)
   829ca:	4b18      	ldr	r3, [pc, #96]	; (82a2c <tunerstudio_command+0x140>)
   829cc:	4798      	blx	r3
   829ce:	bd08      	pop	{r3, pc}
		case 'Q': uart_interrupt_transfer("speeduino");									break;
   829d0:	4819      	ldr	r0, [pc, #100]	; (82a38 <tunerstudio_command+0x14c>)
   829d2:	4b16      	ldr	r3, [pc, #88]	; (82a2c <tunerstudio_command+0x140>)
   829d4:	4798      	blx	r3
   829d6:	bd08      	pop	{r3, pc}
		case 'V': tunerstudio_send_page(); 												break;
   829d8:	4b18      	ldr	r3, [pc, #96]	; (82a3c <tunerstudio_command+0x150>)
   829da:	4798      	blx	r3
   829dc:	bd08      	pop	{r3, pc}
		case 'W': WriteFlag = TRUE;														break;
   829de:	2201      	movs	r2, #1
   829e0:	4b07      	ldr	r3, [pc, #28]	; (82a00 <tunerstudio_command+0x114>)
   829e2:	701a      	strb	r2, [r3, #0]
   829e4:	bd08      	pop	{r3, pc}
			uart_disable_rx_interrupt();			// Read manually from buffer simplifies this since it is not necessary to do this in realtime
   829e6:	4b16      	ldr	r3, [pc, #88]	; (82a40 <tunerstudio_command+0x154>)
   829e8:	4798      	blx	r3
			tunerstudio_update_calib_vect();
   829ea:	4b16      	ldr	r3, [pc, #88]	; (82a44 <tunerstudio_command+0x158>)
   829ec:	4798      	blx	r3
			uart_enable_rx_interrupt();
   829ee:	4b16      	ldr	r3, [pc, #88]	; (82a48 <tunerstudio_command+0x15c>)
   829f0:	4798      	blx	r3
			break;
   829f2:	bd08      	pop	{r3, pc}
		case 'D': tunerstudio_debug_global_function(); break;
   829f4:	4b15      	ldr	r3, [pc, #84]	; (82a4c <tunerstudio_command+0x160>)
   829f6:	4798      	blx	r3
   829f8:	bd08      	pop	{r3, pc}
   829fa:	bf00      	nop
   829fc:	2007227d 	.word	0x2007227d
   82a00:	200709d6 	.word	0x200709d6
   82a04:	20071d39 	.word	0x20071d39
   82a08:	20070a24 	.word	0x20070a24
   82a0c:	000824a9 	.word	0x000824a9
   82a10:	20071d4c 	.word	0x20071d4c
   82a14:	20071d3a 	.word	0x20071d3a
   82a18:	20072280 	.word	0x20072280
   82a1c:	10624dd3 	.word	0x10624dd3
   82a20:	20071484 	.word	0x20071484
   82a24:	00082d39 	.word	0x00082d39
   82a28:	00082619 	.word	0x00082619
   82a2c:	00082add 	.word	0x00082add
   82a30:	00084414 	.word	0x00084414
   82a34:	00084418 	.word	0x00084418
   82a38:	0008443c 	.word	0x0008443c
   82a3c:	000823c9 	.word	0x000823c9
   82a40:	00082b7d 	.word	0x00082b7d
   82a44:	00082759 	.word	0x00082759
   82a48:	00082b61 	.word	0x00082b61
   82a4c:	000827c9 	.word	0x000827c9

00082a50 <uart_init>:

// viljum 2 bit stop bits 8 bit data, asynchronous mode, parity mode off,
void uart_init(void)
{
	/* Configure peripheral clock UART. */
	PMC->PMC_PCER0 = (1 << ID_UART);
   82a50:	f44f 7280 	mov.w	r2, #256	; 0x100
   82a54:	4b08      	ldr	r3, [pc, #32]	; (82a78 <uart_init+0x28>)
   82a56:	611a      	str	r2, [r3, #16]
	/* Enable receiver and transmitter */
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   82a58:	f503 7300 	add.w	r3, r3, #512	; 0x200
   82a5c:	2250      	movs	r2, #80	; 0x50
   82a5e:	601a      	str	r2, [r3, #0]
	/* Turn parity mode off */
	UART->UART_MR = UART_MR_PAR_NO;	
   82a60:	f44f 6200 	mov.w	r2, #2048	; 0x800
   82a64:	605a      	str	r2, [r3, #4]
	/* Baud rate generator register */
	UART->UART_BRGR = CLOCKDIVISION;
   82a66:	220b      	movs	r2, #11
   82a68:	621a      	str	r2, [r3, #32]
	/* Reset interrupt enable register */
	UART->UART_IDR = 0xFFFF;
   82a6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82a6e:	60da      	str	r2, [r3, #12]
	// Initialize PDC
	PdcInterface = PDC_UART;
   82a70:	4a02      	ldr	r2, [pc, #8]	; (82a7c <uart_init+0x2c>)
   82a72:	4b03      	ldr	r3, [pc, #12]	; (82a80 <uart_init+0x30>)
   82a74:	601a      	str	r2, [r3, #0]
   82a76:	4770      	bx	lr
   82a78:	400e0600 	.word	0x400e0600
   82a7c:	400e0900 	.word	0x400e0900
   82a80:	200714b0 	.word	0x200714b0

00082a84 <uart_tx_interrupt_init>:
}

// Transmission interrupt enable to minimize calculation downtime
void uart_tx_interrupt_init(void)
{
   82a84:	b508      	push	{r3, lr}
	//UART->UART_IER = UART_IER_TXRDY;
	
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   82a86:	210c      	movs	r1, #12
   82a88:	2008      	movs	r0, #8
   82a8a:	4b0c      	ldr	r3, [pc, #48]	; (82abc <uart_tx_interrupt_init+0x38>)
   82a8c:	4798      	blx	r3
   82a8e:	2300      	movs	r3, #0
	
	// Initialize Transmit buffer character array
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
	{
		TxString[i] = NULL;
   82a90:	480b      	ldr	r0, [pc, #44]	; (82ac0 <uart_tx_interrupt_init+0x3c>)
   82a92:	461a      	mov	r2, r3
		RxString[i] = NULL;
   82a94:	490b      	ldr	r1, [pc, #44]	; (82ac4 <uart_tx_interrupt_init+0x40>)
		TxString[i] = NULL;
   82a96:	54c2      	strb	r2, [r0, r3]
		RxString[i] = NULL;
   82a98:	54ca      	strb	r2, [r1, r3]
   82a9a:	3301      	adds	r3, #1
	for (uint16_t i = 0; i < TXBUFFERSIZE; i++)
   82a9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82aa0:	d1f9      	bne.n	82a96 <uart_tx_interrupt_init+0x12>
	}
	// Initialize Transmit/receive buffer iterator for array
	TxStringHead = TxStringTail = 0;
   82aa2:	2300      	movs	r3, #0
   82aa4:	4a08      	ldr	r2, [pc, #32]	; (82ac8 <uart_tx_interrupt_init+0x44>)
   82aa6:	8013      	strh	r3, [r2, #0]
   82aa8:	4a08      	ldr	r2, [pc, #32]	; (82acc <uart_tx_interrupt_init+0x48>)
   82aaa:	8013      	strh	r3, [r2, #0]
	RxStringHead = RxStringTail = 0;
   82aac:	4a08      	ldr	r2, [pc, #32]	; (82ad0 <uart_tx_interrupt_init+0x4c>)
   82aae:	8013      	strh	r3, [r2, #0]
   82ab0:	4a08      	ldr	r2, [pc, #32]	; (82ad4 <uart_tx_interrupt_init+0x50>)
   82ab2:	8013      	strh	r3, [r2, #0]
	RxFlag = LOW;
   82ab4:	4a08      	ldr	r2, [pc, #32]	; (82ad8 <uart_tx_interrupt_init+0x54>)
   82ab6:	7013      	strb	r3, [r2, #0]
   82ab8:	bd08      	pop	{r3, pc}
   82aba:	bf00      	nop
   82abc:	000817b9 	.word	0x000817b9
   82ac0:	20070a34 	.word	0x20070a34
   82ac4:	20071084 	.word	0x20071084
   82ac8:	200709d4 	.word	0x200709d4
   82acc:	200709dc 	.word	0x200709dc
   82ad0:	200714b6 	.word	0x200714b6
   82ad4:	200718b8 	.word	0x200718b8
   82ad8:	200714ac 	.word	0x200714ac

00082adc <uart_interrupt_transfer>:
}

void uart_interrupt_transfer(char * str)
{
	uint16_t i = 0;
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82adc:	7803      	ldrb	r3, [r0, #0]
   82ade:	b303      	cbz	r3, 82b22 <uart_interrupt_transfer+0x46>
   82ae0:	4b12      	ldr	r3, [pc, #72]	; (82b2c <uart_interrupt_transfer+0x50>)
   82ae2:	881b      	ldrh	r3, [r3, #0]
   82ae4:	b29b      	uxth	r3, r3
   82ae6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82aea:	d21a      	bcs.n	82b22 <uart_interrupt_transfer+0x46>
{
   82aec:	b470      	push	{r4, r5, r6}
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82aee:	4605      	mov	r5, r0
   82af0:	2300      	movs	r3, #0
		TxString[TxStringHead++] = str[i++];
   82af2:	4c0e      	ldr	r4, [pc, #56]	; (82b2c <uart_interrupt_transfer+0x50>)
   82af4:	4e0e      	ldr	r6, [pc, #56]	; (82b30 <uart_interrupt_transfer+0x54>)
   82af6:	8822      	ldrh	r2, [r4, #0]
   82af8:	b292      	uxth	r2, r2
   82afa:	1c51      	adds	r1, r2, #1
   82afc:	b289      	uxth	r1, r1
   82afe:	8021      	strh	r1, [r4, #0]
   82b00:	3301      	adds	r3, #1
   82b02:	b29b      	uxth	r3, r3
   82b04:	7829      	ldrb	r1, [r5, #0]
   82b06:	54b1      	strb	r1, [r6, r2]
	while(str[i] != NULL && TxStringHead < TXBUFFERSIZE)
   82b08:	18c5      	adds	r5, r0, r3
   82b0a:	5cc2      	ldrb	r2, [r0, r3]
   82b0c:	b122      	cbz	r2, 82b18 <uart_interrupt_transfer+0x3c>
   82b0e:	8822      	ldrh	r2, [r4, #0]
   82b10:	b292      	uxth	r2, r2
   82b12:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   82b16:	d3ee      	bcc.n	82af6 <uart_interrupt_transfer+0x1a>
	UART->UART_IER = UART_IER_TXRDY;
   82b18:	2202      	movs	r2, #2
   82b1a:	4b06      	ldr	r3, [pc, #24]	; (82b34 <uart_interrupt_transfer+0x58>)
   82b1c:	609a      	str	r2, [r3, #8]
}
   82b1e:	bc70      	pop	{r4, r5, r6}
   82b20:	4770      	bx	lr
	UART->UART_IER = UART_IER_TXRDY;
   82b22:	2202      	movs	r2, #2
   82b24:	4b03      	ldr	r3, [pc, #12]	; (82b34 <uart_interrupt_transfer+0x58>)
   82b26:	609a      	str	r2, [r3, #8]
   82b28:	4770      	bx	lr
   82b2a:	bf00      	nop
   82b2c:	200709dc 	.word	0x200709dc
   82b30:	20070a34 	.word	0x20070a34
   82b34:	400e0800 	.word	0x400e0800

00082b38 <uart_load_tx_buffer>:
	uart_enable_tx_interrupt();
}

void uart_load_tx_buffer(uint8_t data)
{
	TxString[TxStringHead++] = data;
   82b38:	4904      	ldr	r1, [pc, #16]	; (82b4c <uart_load_tx_buffer+0x14>)
   82b3a:	880b      	ldrh	r3, [r1, #0]
   82b3c:	b29b      	uxth	r3, r3
   82b3e:	1c5a      	adds	r2, r3, #1
   82b40:	b292      	uxth	r2, r2
   82b42:	800a      	strh	r2, [r1, #0]
   82b44:	4a02      	ldr	r2, [pc, #8]	; (82b50 <uart_load_tx_buffer+0x18>)
   82b46:	54d0      	strb	r0, [r2, r3]
   82b48:	4770      	bx	lr
   82b4a:	bf00      	nop
   82b4c:	200709dc 	.word	0x200709dc
   82b50:	20070a34 	.word	0x20070a34

00082b54 <uart_enable_tx_interrupt>:
}

void uart_enable_tx_interrupt(void)
{
	UART->UART_IER = UART_IER_TXRDY;
   82b54:	2202      	movs	r2, #2
   82b56:	4b01      	ldr	r3, [pc, #4]	; (82b5c <uart_enable_tx_interrupt+0x8>)
   82b58:	609a      	str	r2, [r3, #8]
   82b5a:	4770      	bx	lr
   82b5c:	400e0800 	.word	0x400e0800

00082b60 <uart_enable_rx_interrupt>:
}

void uart_enable_rx_interrupt(void)
{
   82b60:	b508      	push	{r3, lr}
	interrupts_enable_interrupt_vector(UART_IRQn, UART_PRIORITY);
   82b62:	210c      	movs	r1, #12
   82b64:	2008      	movs	r0, #8
   82b66:	4b03      	ldr	r3, [pc, #12]	; (82b74 <uart_enable_rx_interrupt+0x14>)
   82b68:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   82b6a:	2201      	movs	r2, #1
   82b6c:	4b02      	ldr	r3, [pc, #8]	; (82b78 <uart_enable_rx_interrupt+0x18>)
   82b6e:	609a      	str	r2, [r3, #8]
   82b70:	bd08      	pop	{r3, pc}
   82b72:	bf00      	nop
   82b74:	000817b9 	.word	0x000817b9
   82b78:	400e0800 	.word	0x400e0800

00082b7c <uart_disable_rx_interrupt>:
}
void uart_disable_rx_interrupt(void)
{
	UART->UART_IDR = UART_IDR_RXRDY;
   82b7c:	2201      	movs	r2, #1
   82b7e:	4b01      	ldr	r3, [pc, #4]	; (82b84 <uart_disable_rx_interrupt+0x8>)
   82b80:	60da      	str	r2, [r3, #12]
   82b82:	4770      	bx	lr
   82b84:	400e0800 	.word	0x400e0800

00082b88 <uart_rx_read_buffer>:
}

void uart_rx_read_buffer(void)
{
	if (RxStringTail == RxStringHead)
   82b88:	4b10      	ldr	r3, [pc, #64]	; (82bcc <uart_rx_read_buffer+0x44>)
   82b8a:	881a      	ldrh	r2, [r3, #0]
   82b8c:	b292      	uxth	r2, r2
   82b8e:	4b10      	ldr	r3, [pc, #64]	; (82bd0 <uart_rx_read_buffer+0x48>)
   82b90:	881b      	ldrh	r3, [r3, #0]
   82b92:	b29b      	uxth	r3, r3
   82b94:	429a      	cmp	r2, r3
   82b96:	d012      	beq.n	82bbe <uart_rx_read_buffer+0x36>
{
   82b98:	b510      	push	{r4, lr}
	{
		RxStringTail = RxStringHead = 0;
		return;
	}
	tunerstudio_command(RxString[RxStringTail++]);
   82b9a:	4c0c      	ldr	r4, [pc, #48]	; (82bcc <uart_rx_read_buffer+0x44>)
   82b9c:	8823      	ldrh	r3, [r4, #0]
   82b9e:	b29b      	uxth	r3, r3
   82ba0:	1c5a      	adds	r2, r3, #1
   82ba2:	b292      	uxth	r2, r2
   82ba4:	8022      	strh	r2, [r4, #0]
   82ba6:	4a0b      	ldr	r2, [pc, #44]	; (82bd4 <uart_rx_read_buffer+0x4c>)
   82ba8:	5cd0      	ldrb	r0, [r2, r3]
   82baa:	4b0b      	ldr	r3, [pc, #44]	; (82bd8 <uart_rx_read_buffer+0x50>)
   82bac:	4798      	blx	r3
	if (RxStringTail >= RXBUFFERSIZE)
   82bae:	8823      	ldrh	r3, [r4, #0]
   82bb0:	b29b      	uxth	r3, r3
   82bb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82bb6:	d301      	bcc.n	82bbc <uart_rx_read_buffer+0x34>
	{
		RxStringTail = 0;
   82bb8:	2200      	movs	r2, #0
   82bba:	8022      	strh	r2, [r4, #0]
   82bbc:	bd10      	pop	{r4, pc}
		RxStringTail = RxStringHead = 0;
   82bbe:	2300      	movs	r3, #0
   82bc0:	4a03      	ldr	r2, [pc, #12]	; (82bd0 <uart_rx_read_buffer+0x48>)
   82bc2:	8013      	strh	r3, [r2, #0]
   82bc4:	4a01      	ldr	r2, [pc, #4]	; (82bcc <uart_rx_read_buffer+0x44>)
   82bc6:	8013      	strh	r3, [r2, #0]
		return;
   82bc8:	4770      	bx	lr
   82bca:	bf00      	nop
   82bcc:	200714b6 	.word	0x200714b6
   82bd0:	200718b8 	.word	0x200718b8
   82bd4:	20071084 	.word	0x20071084
   82bd8:	000828ed 	.word	0x000828ed

00082bdc <uart_transfer>:
	//uint8_t read = RxString[RxStringTail++];
}

void uart_transfer(uint8_t transmit)
{
	while (!(UART->UART_SR & UART_SR_TXRDY));
   82bdc:	4a03      	ldr	r2, [pc, #12]	; (82bec <uart_transfer+0x10>)
   82bde:	6953      	ldr	r3, [r2, #20]
   82be0:	f013 0f02 	tst.w	r3, #2
   82be4:	d0fb      	beq.n	82bde <uart_transfer+0x2>
	UART->UART_THR = transmit;
   82be6:	4b01      	ldr	r3, [pc, #4]	; (82bec <uart_transfer+0x10>)
   82be8:	61d8      	str	r0, [r3, #28]
   82bea:	4770      	bx	lr
   82bec:	400e0800 	.word	0x400e0800

00082bf0 <uart_print_int>:
}
//Send Integers over to terminal
void uart_print_int(uint32_t data)
{
   82bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82bf4:	4605      	mov	r5, r0
	uint32_t div = 1000000000;		// Divider to divide data with
	uint8_t start = 0;
	uint8_t cnt = 10;
	for (int i = 1; i <= cnt; i++)
   82bf6:	2601      	movs	r6, #1
	uint8_t start = 0;
   82bf8:	2200      	movs	r2, #0
	uint32_t div = 1000000000;		// Divider to divide data with
   82bfa:	4c0f      	ldr	r4, [pc, #60]	; (82c38 <uart_print_int+0x48>)
	{
		uint8_t send = data / div + 48; // calculate the Ascii for each number
		if(send != 48 || start == 1 || i == cnt)
		{
			//Wait until hardware is ready to send data, UDRE0 = Data register empty
			uart_transfer(send);
   82bfc:	f8df 9040 	ldr.w	r9, [pc, #64]	; 82c40 <uart_print_int+0x50>
			start = 1;
   82c00:	46b0      	mov	r8, r6
		}
		data %= div;
		div /= 10;
   82c02:	4f0e      	ldr	r7, [pc, #56]	; (82c3c <uart_print_int+0x4c>)
   82c04:	e00b      	b.n	82c1e <uart_print_int+0x2e>
			uart_transfer(send);
   82c06:	47c8      	blx	r9
			start = 1;
   82c08:	4642      	mov	r2, r8
		data %= div;
   82c0a:	fbb5 f3f4 	udiv	r3, r5, r4
   82c0e:	fb04 5513 	mls	r5, r4, r3, r5
		div /= 10;
   82c12:	fba7 3404 	umull	r3, r4, r7, r4
   82c16:	08e4      	lsrs	r4, r4, #3
	for (int i = 1; i <= cnt; i++)
   82c18:	3601      	adds	r6, #1
   82c1a:	2e0b      	cmp	r6, #11
   82c1c:	d00a      	beq.n	82c34 <uart_print_int+0x44>
		uint8_t send = data / div + 48; // calculate the Ascii for each number
   82c1e:	fbb5 f0f4 	udiv	r0, r5, r4
   82c22:	3030      	adds	r0, #48	; 0x30
   82c24:	b2c0      	uxtb	r0, r0
		if(send != 48 || start == 1 || i == cnt)
   82c26:	2830      	cmp	r0, #48	; 0x30
   82c28:	d1ed      	bne.n	82c06 <uart_print_int+0x16>
   82c2a:	2a00      	cmp	r2, #0
   82c2c:	d1eb      	bne.n	82c06 <uart_print_int+0x16>
   82c2e:	2e0a      	cmp	r6, #10
   82c30:	d1eb      	bne.n	82c0a <uart_print_int+0x1a>
   82c32:	e7e8      	b.n	82c06 <uart_print_int+0x16>
	}
	//uart_new_line();
}
   82c34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82c38:	3b9aca00 	.word	0x3b9aca00
   82c3c:	cccccccd 	.word	0xcccccccd
   82c40:	00082bdd 	.word	0x00082bdd

00082c44 <uart_new_line>:
void uart_new_line(void)
{
   82c44:	b508      	push	{r3, lr}
	uart_transfer(10);
   82c46:	200a      	movs	r0, #10
   82c48:	4b01      	ldr	r3, [pc, #4]	; (82c50 <uart_new_line+0xc>)
   82c4a:	4798      	blx	r3
   82c4c:	bd08      	pop	{r3, pc}
   82c4e:	bf00      	nop
   82c50:	00082bdd 	.word	0x00082bdd

00082c54 <uart_print_string>:
}

void uart_print_string(char * data)
{
   82c54:	b570      	push	{r4, r5, r6, lr}
   82c56:	4605      	mov	r5, r0
	int i = 0;
	// loop which print strings till null is reached or more than 20 characters (for safety)
	while(data[i] != 0 && i < 30)
   82c58:	7800      	ldrb	r0, [r0, #0]
   82c5a:	b140      	cbz	r0, 82c6e <uart_print_string+0x1a>
   82c5c:	462c      	mov	r4, r5
   82c5e:	351e      	adds	r5, #30
		uart_transfer(data[i++]);
   82c60:	4e05      	ldr	r6, [pc, #20]	; (82c78 <uart_print_string+0x24>)
   82c62:	47b0      	blx	r6
	while(data[i] != 0 && i < 30)
   82c64:	f814 0f01 	ldrb.w	r0, [r4, #1]!
   82c68:	b108      	cbz	r0, 82c6e <uart_print_string+0x1a>
   82c6a:	42ac      	cmp	r4, r5
   82c6c:	d1f9      	bne.n	82c62 <uart_print_string+0xe>
	uart_transfer(32); // space
   82c6e:	2020      	movs	r0, #32
   82c70:	4b01      	ldr	r3, [pc, #4]	; (82c78 <uart_print_string+0x24>)
   82c72:	4798      	blx	r3
   82c74:	bd70      	pop	{r4, r5, r6, pc}
   82c76:	bf00      	nop
   82c78:	00082bdd 	.word	0x00082bdd

00082c7c <UART_Handler>:
}

void UART_Handler(void)
{
	// Check the interrupt status, transmit or receive ?
	uint32_t status = UART->UART_SR;
   82c7c:	4b21      	ldr	r3, [pc, #132]	; (82d04 <UART_Handler+0x88>)
   82c7e:	695a      	ldr	r2, [r3, #20]
	
	// Transmit data from buffer if the buffer contains data (TxStringHead > 0) 
	if (TxStringHead && (status & UART_SR_TXRDY))
   82c80:	4b21      	ldr	r3, [pc, #132]	; (82d08 <UART_Handler+0x8c>)
   82c82:	881b      	ldrh	r3, [r3, #0]
   82c84:	b29b      	uxth	r3, r3
   82c86:	b1e3      	cbz	r3, 82cc2 <UART_Handler+0x46>
   82c88:	f012 0f02 	tst.w	r2, #2
   82c8c:	d019      	beq.n	82cc2 <UART_Handler+0x46>
	{
		// Load the buffer character to transmitting register
		UART->UART_THR = TxString[TxStringTail];
   82c8e:	491f      	ldr	r1, [pc, #124]	; (82d0c <UART_Handler+0x90>)
   82c90:	880b      	ldrh	r3, [r1, #0]
   82c92:	b29b      	uxth	r3, r3
   82c94:	481e      	ldr	r0, [pc, #120]	; (82d10 <UART_Handler+0x94>)
   82c96:	5cc3      	ldrb	r3, [r0, r3]
   82c98:	b2db      	uxtb	r3, r3
   82c9a:	481a      	ldr	r0, [pc, #104]	; (82d04 <UART_Handler+0x88>)
   82c9c:	61c3      	str	r3, [r0, #28]
		// Increment buffer tail iterator 
		TxStringTail += 1;
   82c9e:	880b      	ldrh	r3, [r1, #0]
   82ca0:	3301      	adds	r3, #1
   82ca2:	b29b      	uxth	r3, r3
   82ca4:	800b      	strh	r3, [r1, #0]
		// Check if the message has been fully transmitted
		if (TxStringTail >= TxStringHead)
   82ca6:	8809      	ldrh	r1, [r1, #0]
   82ca8:	b289      	uxth	r1, r1
   82caa:	4b17      	ldr	r3, [pc, #92]	; (82d08 <UART_Handler+0x8c>)
   82cac:	881b      	ldrh	r3, [r3, #0]
   82cae:	b29b      	uxth	r3, r3
   82cb0:	4299      	cmp	r1, r3
   82cb2:	d306      	bcc.n	82cc2 <UART_Handler+0x46>
		{
			// Reset iterators
			TxStringTail = TxStringHead = 0;
   82cb4:	2300      	movs	r3, #0
   82cb6:	4914      	ldr	r1, [pc, #80]	; (82d08 <UART_Handler+0x8c>)
   82cb8:	800b      	strh	r3, [r1, #0]
   82cba:	4914      	ldr	r1, [pc, #80]	; (82d0c <UART_Handler+0x90>)
   82cbc:	800b      	strh	r3, [r1, #0]
			// Disable transmit interrupts
			UART->UART_IDR = UART_IDR_TXRDY;
   82cbe:	2102      	movs	r1, #2
   82cc0:	60c1      	str	r1, [r0, #12]
		}
	}
	if (status & UART_SR_RXRDY)
   82cc2:	f012 0f01 	tst.w	r2, #1
   82cc6:	d018      	beq.n	82cfa <UART_Handler+0x7e>
	{
		
		// The bit RXRDY is automatically cleared when the receive holding register UART_RHR is read
		uint8_t receive = UART->UART_RHR;
   82cc8:	4b0e      	ldr	r3, [pc, #56]	; (82d04 <UART_Handler+0x88>)
   82cca:	6999      	ldr	r1, [r3, #24]
		// If UART_RHR has not been read by the sofware since the last transfer, overrun bit
		// If there was a parity error during the receive, reset in control register
		if (status & UART_SR_OVRE || status & UART_SR_PARE)
   82ccc:	f012 0fa0 	tst.w	r2, #160	; 0xa0
   82cd0:	d114      	bne.n	82cfc <UART_Handler+0x80>
			// Clear the overrun bit in control register
			UART->UART_CR = UART_CR_RSTSTA;
			return;
		}
		
		RxString[RxStringHead++] = receive;
   82cd2:	4a10      	ldr	r2, [pc, #64]	; (82d14 <UART_Handler+0x98>)
   82cd4:	8813      	ldrh	r3, [r2, #0]
   82cd6:	b29b      	uxth	r3, r3
   82cd8:	1c58      	adds	r0, r3, #1
   82cda:	b280      	uxth	r0, r0
   82cdc:	8010      	strh	r0, [r2, #0]
		uint8_t receive = UART->UART_RHR;
   82cde:	b2c9      	uxtb	r1, r1
		RxString[RxStringHead++] = receive;
   82ce0:	480d      	ldr	r0, [pc, #52]	; (82d18 <UART_Handler+0x9c>)
   82ce2:	54c1      	strb	r1, [r0, r3]
		if (RxStringHead >= RXBUFFERSIZE)
   82ce4:	8813      	ldrh	r3, [r2, #0]
   82ce6:	b29b      	uxth	r3, r3
   82ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   82cec:	d302      	bcc.n	82cf4 <UART_Handler+0x78>
		{
			RxStringHead = 0;
   82cee:	2200      	movs	r2, #0
   82cf0:	4b08      	ldr	r3, [pc, #32]	; (82d14 <UART_Handler+0x98>)
   82cf2:	801a      	strh	r2, [r3, #0]
		}
		
		RxFlag = TRUE;
   82cf4:	2201      	movs	r2, #1
   82cf6:	4b09      	ldr	r3, [pc, #36]	; (82d1c <UART_Handler+0xa0>)
   82cf8:	701a      	strb	r2, [r3, #0]
   82cfa:	4770      	bx	lr
			UART->UART_CR = UART_CR_RSTSTA;
   82cfc:	f44f 7280 	mov.w	r2, #256	; 0x100
   82d00:	601a      	str	r2, [r3, #0]
			return;
   82d02:	4770      	bx	lr
   82d04:	400e0800 	.word	0x400e0800
   82d08:	200709dc 	.word	0x200709dc
   82d0c:	200709d4 	.word	0x200709d4
   82d10:	20070a34 	.word	0x20070a34
   82d14:	200718b8 	.word	0x200718b8
   82d18:	20071084 	.word	0x20071084
   82d1c:	200714ac 	.word	0x200714ac

00082d20 <uart_receive>:
	}
}

uint8_t uart_receive(void)
{
	while (!(UART->UART_SR & UART_SR_RXRDY)); // Wait for character
   82d20:	4a04      	ldr	r2, [pc, #16]	; (82d34 <uart_receive+0x14>)
   82d22:	6953      	ldr	r3, [r2, #20]
   82d24:	f013 0f01 	tst.w	r3, #1
   82d28:	d0fb      	beq.n	82d22 <uart_receive+0x2>
	return UART->UART_RHR;
   82d2a:	4b02      	ldr	r3, [pc, #8]	; (82d34 <uart_receive+0x14>)
   82d2c:	6998      	ldr	r0, [r3, #24]
}
   82d2e:	b2c0      	uxtb	r0, r0
   82d30:	4770      	bx	lr
   82d32:	bf00      	nop
   82d34:	400e0800 	.word	0x400e0800

00082d38 <uart_load_pdc_tx_buffer>:

void uart_load_pdc_tx_buffer(uint8_t * address, uint16_t size)
{
   82d38:	b510      	push	{r4, lr}
	PdcTxPacket.ul_addr = address;
   82d3a:	4b07      	ldr	r3, [pc, #28]	; (82d58 <uart_load_pdc_tx_buffer+0x20>)
   82d3c:	6018      	str	r0, [r3, #0]
	PdcTxPacket.ul_size = size;
   82d3e:	6059      	str	r1, [r3, #4]
	pdc_tx_init(PdcInterface, &PdcTxPacket, NULL);
   82d40:	4c06      	ldr	r4, [pc, #24]	; (82d5c <uart_load_pdc_tx_buffer+0x24>)
   82d42:	2200      	movs	r2, #0
   82d44:	4619      	mov	r1, r3
   82d46:	6820      	ldr	r0, [r4, #0]
   82d48:	4b05      	ldr	r3, [pc, #20]	; (82d60 <uart_load_pdc_tx_buffer+0x28>)
   82d4a:	4798      	blx	r3
	pdc_enable_transfer(PdcInterface, PERIPH_PTCR_TXTEN);
   82d4c:	f44f 7180 	mov.w	r1, #256	; 0x100
   82d50:	6820      	ldr	r0, [r4, #0]
   82d52:	4b04      	ldr	r3, [pc, #16]	; (82d64 <uart_load_pdc_tx_buffer+0x2c>)
   82d54:	4798      	blx	r3
   82d56:	bd10      	pop	{r4, pc}
   82d58:	20072274 	.word	0x20072274
   82d5c:	200714b0 	.word	0x200714b0
   82d60:	000803e9 	.word	0x000803e9
   82d64:	00080401 	.word	0x00080401

00082d68 <main>:
		}
	}
}

int main (void)
{
   82d68:	b580      	push	{r7, lr}
   82d6a:	b084      	sub	sp, #16
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
   82d6c:	4b52      	ldr	r3, [pc, #328]	; (82eb8 <main+0x150>)
   82d6e:	4798      	blx	r3
	board_init();
   82d70:	4b52      	ldr	r3, [pc, #328]	; (82ebc <main+0x154>)
   82d72:	4798      	blx	r3
	// Initialize Debug pins
	/************************************************************************/
	/* pio_set(PIOx, Pin)
	pio_clear(PIOx, Pin)*/
	/************************************************************************/
	pmc_enable_periph_clk(ID_PIOC);
   82d74:	200d      	movs	r0, #13
   82d76:	4c52      	ldr	r4, [pc, #328]	; (82ec0 <main+0x158>)
   82d78:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOD);
   82d7a:	200e      	movs	r0, #14
   82d7c:	47a0      	blx	r4
	// Configure pin as output MOVED TO CYLINDER INIT 17.4.17 JBB
// 	pio_set_output(PIOC, IGN1_OUT, LOW, FALSE, FALSE);
// 	pio_set_output(PIOC, IGN2_OUT, LOW, FALSE, FALSE);
// 	pio_set_output(PIOC, IGN3_OUT, LOW, FALSE, FALSE);
// 	pio_set_output(PIOC, IGN4_OUT, LOW, FALSE, FALSE);
 	pio_set_output(PIOC, IGN5_OUT, LOW, FALSE, FALSE);
   82d7e:	4e51      	ldr	r6, [pc, #324]	; (82ec4 <main+0x15c>)
   82d80:	2400      	movs	r4, #0
   82d82:	9400      	str	r4, [sp, #0]
   82d84:	4623      	mov	r3, r4
   82d86:	4622      	mov	r2, r4
   82d88:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   82d8c:	4630      	mov	r0, r6
   82d8e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 82f34 <main+0x1cc>
   82d92:	47c0      	blx	r8
// 	pio_clear(PIOC, IGN2_OUT);
// 	pio_clear(PIOC, IGN3_OUT);
// 	pio_clear(PIOC, IGN4_OUT);
	
	// Initialize UART communication
	uart_init();
   82d94:	4b4c      	ldr	r3, [pc, #304]	; (82ec8 <main+0x160>)
   82d96:	4798      	blx	r3
	// Initialize interrupts for UART
	uart_enable_rx_interrupt();
   82d98:	4b4c      	ldr	r3, [pc, #304]	; (82ecc <main+0x164>)
   82d9a:	4798      	blx	r3
	uart_tx_interrupt_init();
   82d9c:	4b4c      	ldr	r3, [pc, #304]	; (82ed0 <main+0x168>)
   82d9e:	4798      	blx	r3
	uart_print_string("Init begin"); uart_new_line();
   82da0:	484c      	ldr	r0, [pc, #304]	; (82ed4 <main+0x16c>)
   82da2:	f8df a194 	ldr.w	sl, [pc, #404]	; 82f38 <main+0x1d0>
   82da6:	47d0      	blx	sl
   82da8:	f8df 9190 	ldr.w	r9, [pc, #400]	; 82f3c <main+0x1d4>
   82dac:	47c8      	blx	r9

	// Initialize TWI communication for EEPROM
	eeprom_init();
   82dae:	4b4a      	ldr	r3, [pc, #296]	; (82ed8 <main+0x170>)
   82db0:	4798      	blx	r3

	// Initialize necessary global parameters
	global_init();
   82db2:	4b4a      	ldr	r3, [pc, #296]	; (82edc <main+0x174>)
   82db4:	4798      	blx	r3
	
	// Initialize Analog to Digital Converter
	adc_initialize();
   82db6:	4b4a      	ldr	r3, [pc, #296]	; (82ee0 <main+0x178>)
   82db8:	4798      	blx	r3
	uint8_t channel_number[NR_OF_ACTIVE_ADC_CHANNELS] = {ADC_CLT_CH, ADC_IAT_CH, ADC_AFR_CH, ADC_MAP_CH, ADC_TPS_CH, ADC_BATT_CH, ADC_AFR_CH};
   82dba:	4b4a      	ldr	r3, [pc, #296]	; (82ee4 <main+0x17c>)
   82dbc:	6818      	ldr	r0, [r3, #0]
   82dbe:	9002      	str	r0, [sp, #8]
   82dc0:	889a      	ldrh	r2, [r3, #4]
   82dc2:	799b      	ldrb	r3, [r3, #6]
   82dc4:	f8ad 200c 	strh.w	r2, [sp, #12]
   82dc8:	f88d 300e 	strb.w	r3, [sp, #14]
	adc_turn_on_multiple_channels(channel_number, TRUE, ADC_PRIORITY);
   82dcc:	220a      	movs	r2, #10
   82dce:	2101      	movs	r1, #1
   82dd0:	a802      	add	r0, sp, #8
   82dd2:	4b45      	ldr	r3, [pc, #276]	; (82ee8 <main+0x180>)
   82dd4:	4798      	blx	r3
	adc_start(ADC);
   82dd6:	4845      	ldr	r0, [pc, #276]	; (82eec <main+0x184>)
   82dd8:	4b45      	ldr	r3, [pc, #276]	; (82ef0 <main+0x188>)
   82dda:	4798      	blx	r3
	// Initialize ADC timer frequency, how often ADC values are measured
	// CLOCK3 = MCK/32, TC_CMR_WAVE is to disable Capture mode, Enable Overflow and compare reg A
	timer_init(GLOBAL_TIMER, TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_WAVE, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPCS, TC8_PRIORITY);
   82ddc:	2309      	movs	r3, #9
   82dde:	2215      	movs	r2, #21
   82de0:	f248 0102 	movw	r1, #32770	; 0x8002
   82de4:	2008      	movs	r0, #8
   82de6:	4d43      	ldr	r5, [pc, #268]	; (82ef4 <main+0x18c>)
   82de8:	47a8      	blx	r5
	tc_write_ra(TC2, 2, GLOBAL_TIMER_FREQ/GlobalTimerFreqADCScaler);
   82dea:	4b43      	ldr	r3, [pc, #268]	; (82ef8 <main+0x190>)
   82dec:	881b      	ldrh	r3, [r3, #0]
   82dee:	4f43      	ldr	r7, [pc, #268]	; (82efc <main+0x194>)
   82df0:	4a43      	ldr	r2, [pc, #268]	; (82f00 <main+0x198>)
   82df2:	fb92 f2f3 	sdiv	r2, r2, r3
   82df6:	2102      	movs	r1, #2
   82df8:	4638      	mov	r0, r7
   82dfa:	4b42      	ldr	r3, [pc, #264]	; (82f04 <main+0x19c>)
   82dfc:	4798      	blx	r3
	//tc_write_rb(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
	tc_write_rc(TC2, 2, GLOBAL_TIMER_FREQ/MILLI_SEC);
   82dfe:	f640 2241 	movw	r2, #2625	; 0xa41
   82e02:	2102      	movs	r1, #2
   82e04:	4638      	mov	r0, r7
   82e06:	4b40      	ldr	r3, [pc, #256]	; (82f08 <main+0x1a0>)
   82e08:	4798      	blx	r3
	
	// Initialize sensors look up vectors by reading them from EEPROM
	sensors_init();
   82e0a:	4b40      	ldr	r3, [pc, #256]	; (82f0c <main+0x1a4>)
   82e0c:	4798      	blx	r3

	// Initialize communication with tunerstudio
	tunerstudio_init();
   82e0e:	4b40      	ldr	r3, [pc, #256]	; (82f10 <main+0x1a8>)
   82e10:	4798      	blx	r3

	// TEST 
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_RISING_EDGE_MODE);
   82e12:	2301      	movs	r3, #1
   82e14:	4622      	mov	r2, r4
   82e16:	2180      	movs	r1, #128	; 0x80
   82e18:	200b      	movs	r0, #11
   82e1a:	4f3e      	ldr	r7, [pc, #248]	; (82f14 <main+0x1ac>)
   82e1c:	47b8      	blx	r7
	
	
	/************* RJR **************/
	
	// Enable external interrupt for PIOA register, crank and cam
	interrupts_enable_pio(ID_PIOA, CRANK_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82e1e:	2302      	movs	r3, #2
   82e20:	4622      	mov	r2, r4
   82e22:	2180      	movs	r1, #128	; 0x80
   82e24:	200b      	movs	r0, #11
   82e26:	47b8      	blx	r7
	interrupts_enable_pio(ID_PIOA, CAM_SIGNAL, PIOA_PRIORITY, INTERRUPT_FALLING_EDGE_MODE);
   82e28:	2302      	movs	r3, #2
   82e2a:	4622      	mov	r2, r4
   82e2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   82e30:	200b      	movs	r0, #11
   82e32:	47b8      	blx	r7
	
	// Initiate timer interrupt
	timer_init(CYLINDER_1_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC0_PRIORITY);
   82e34:	2301      	movs	r3, #1
   82e36:	221d      	movs	r2, #29
   82e38:	f248 4102 	movw	r1, #33794	; 0x8402
   82e3c:	4620      	mov	r0, r4
   82e3e:	47a8      	blx	r5
	timer_init(CYLINDER_2_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC1_PRIORITY);
   82e40:	2302      	movs	r3, #2
   82e42:	221d      	movs	r2, #29
   82e44:	f248 4102 	movw	r1, #33794	; 0x8402
   82e48:	2001      	movs	r0, #1
   82e4a:	47a8      	blx	r5
	timer_init(CYLINDER_3_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC2_PRIORITY);
   82e4c:	2303      	movs	r3, #3
   82e4e:	221d      	movs	r2, #29
   82e50:	f248 4102 	movw	r1, #33794	; 0x8402
   82e54:	2002      	movs	r0, #2
   82e56:	47a8      	blx	r5
	timer_init(CYLINDER_4_TIMER, TC_CMR_WAVE | TC_CMR_TCCLKS_TIMER_CLOCK3 | TC_CMR_EEVT_XC0, TC_IER_COVFS | TC_IER_CPAS | TC_IER_CPBS | TC_IER_CPCS, TC3_PRIORITY);
   82e58:	2304      	movs	r3, #4
   82e5a:	221d      	movs	r2, #29
   82e5c:	f248 4102 	movw	r1, #33794	; 0x8402
   82e60:	2003      	movs	r0, #3
   82e62:	47a8      	blx	r5
	
	
	
	uart_print_string("Init done"); uart_new_line();
   82e64:	482c      	ldr	r0, [pc, #176]	; (82f18 <main+0x1b0>)
   82e66:	47d0      	blx	sl
   82e68:	47c8      	blx	r9

	//cylinder[0].Inj_pio->PIO_CODR = cylinder[0].InjOutputPin;
	pio_set_output(PIOC, PIO_PC13, LOW, FALSE, FALSE);
   82e6a:	9400      	str	r4, [sp, #0]
   82e6c:	4623      	mov	r3, r4
   82e6e:	4622      	mov	r2, r4
   82e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   82e74:	4630      	mov	r0, r6
   82e76:	47c0      	blx	r8
	pio_clear(PIOC, PIO_PC13);
   82e78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   82e7c:	4630      	mov	r0, r6
   82e7e:	4b27      	ldr	r3, [pc, #156]	; (82f1c <main+0x1b4>)
   82e80:	4798      	blx	r3
	//global_toggle_pin(cylinder[0].Inj_pio, cylinder[0].InjOutputPin);
	
	while (1)
	{		
		pio_clear(PIOC, PIO_PC13);
   82e82:	4637      	mov	r7, r6
   82e84:	4e25      	ldr	r6, [pc, #148]	; (82f1c <main+0x1b4>)
// 				uart_print_string("Channel"); uart_print_int(channel_number[i]);uart_print_string(" :");uart_print_int(math_find_median(AdcData[AdcChannels[i]], ADC_MEDIAN_FILTER_LENGTH)); uart_new_line();
// 				__asm__("nop");
// 			}
		}
		
		if (RxFlag)
   82e86:	4c26      	ldr	r4, [pc, #152]	; (82f20 <main+0x1b8>)
   82e88:	e014      	b.n	82eb4 <main+0x14c>
   82e8a:	7823      	ldrb	r3, [r4, #0]
   82e8c:	b973      	cbnz	r3, 82eac <main+0x144>
		pio_clear(PIOC, PIO_PC13);
   82e8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   82e92:	4638      	mov	r0, r7
   82e94:	47b0      	blx	r6
		decoders_crank_primary();
   82e96:	47a8      	blx	r5
		if (AdcFlag)
   82e98:	4b22      	ldr	r3, [pc, #136]	; (82f24 <main+0x1bc>)
   82e9a:	781b      	ldrb	r3, [r3, #0]
   82e9c:	2b00      	cmp	r3, #0
   82e9e:	d0f4      	beq.n	82e8a <main+0x122>
 			AdcFlag = FALSE;
   82ea0:	2200      	movs	r2, #0
   82ea2:	4b20      	ldr	r3, [pc, #128]	; (82f24 <main+0x1bc>)
   82ea4:	701a      	strb	r2, [r3, #0]
			sensors_read_adc();
   82ea6:	4b20      	ldr	r3, [pc, #128]	; (82f28 <main+0x1c0>)
   82ea8:	4798      	blx	r3
   82eaa:	e7ee      	b.n	82e8a <main+0x122>
		{
			RxFlag = FALSE;
   82eac:	2300      	movs	r3, #0
   82eae:	7023      	strb	r3, [r4, #0]
			uart_rx_read_buffer();
   82eb0:	4b1e      	ldr	r3, [pc, #120]	; (82f2c <main+0x1c4>)
   82eb2:	4798      	blx	r3
		decoders_crank_primary();
   82eb4:	4d1e      	ldr	r5, [pc, #120]	; (82f30 <main+0x1c8>)
   82eb6:	e7ea      	b.n	82e8e <main+0x126>
   82eb8:	00080305 	.word	0x00080305
   82ebc:	00080369 	.word	0x00080369
   82ec0:	000806fd 	.word	0x000806fd
   82ec4:	400e1200 	.word	0x400e1200
   82ec8:	00082a51 	.word	0x00082a51
   82ecc:	00082b61 	.word	0x00082b61
   82ed0:	00082a85 	.word	0x00082a85
   82ed4:	00084528 	.word	0x00084528
   82ed8:	000810ad 	.word	0x000810ad
   82edc:	0008149d 	.word	0x0008149d
   82ee0:	00080bd9 	.word	0x00080bd9
   82ee4:	00084520 	.word	0x00084520
   82ee8:	00080c75 	.word	0x00080c75
   82eec:	400c0000 	.word	0x400c0000
   82ef0:	000802e7 	.word	0x000802e7
   82ef4:	00082075 	.word	0x00082075
   82ef8:	20071934 	.word	0x20071934
   82efc:	40088000 	.word	0x40088000
   82f00:	00280de8 	.word	0x00280de8
   82f04:	00080771 	.word	0x00080771
   82f08:	00080779 	.word	0x00080779
   82f0c:	00081e31 	.word	0x00081e31
   82f10:	00082335 	.word	0x00082335
   82f14:	00081809 	.word	0x00081809
   82f18:	00084534 	.word	0x00084534
   82f1c:	0008040d 	.word	0x0008040d
   82f20:	200714ac 	.word	0x200714ac
   82f24:	20071dbc 	.word	0x20071dbc
   82f28:	00081e81 	.word	0x00081e81
   82f2c:	00082b89 	.word	0x00082b89
   82f30:	00080f45 	.word	0x00080f45
   82f34:	00080481 	.word	0x00080481
   82f38:	00082c55 	.word	0x00082c55
   82f3c:	00082c45 	.word	0x00082c45

00082f40 <__aeabi_drsub>:
   82f40:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82f44:	e002      	b.n	82f4c <__adddf3>
   82f46:	bf00      	nop

00082f48 <__aeabi_dsub>:
   82f48:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082f4c <__adddf3>:
   82f4c:	b530      	push	{r4, r5, lr}
   82f4e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82f52:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82f56:	ea94 0f05 	teq	r4, r5
   82f5a:	bf08      	it	eq
   82f5c:	ea90 0f02 	teqeq	r0, r2
   82f60:	bf1f      	itttt	ne
   82f62:	ea54 0c00 	orrsne.w	ip, r4, r0
   82f66:	ea55 0c02 	orrsne.w	ip, r5, r2
   82f6a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82f6e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82f72:	f000 80e2 	beq.w	8313a <__adddf3+0x1ee>
   82f76:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82f7a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82f7e:	bfb8      	it	lt
   82f80:	426d      	neglt	r5, r5
   82f82:	dd0c      	ble.n	82f9e <__adddf3+0x52>
   82f84:	442c      	add	r4, r5
   82f86:	ea80 0202 	eor.w	r2, r0, r2
   82f8a:	ea81 0303 	eor.w	r3, r1, r3
   82f8e:	ea82 0000 	eor.w	r0, r2, r0
   82f92:	ea83 0101 	eor.w	r1, r3, r1
   82f96:	ea80 0202 	eor.w	r2, r0, r2
   82f9a:	ea81 0303 	eor.w	r3, r1, r3
   82f9e:	2d36      	cmp	r5, #54	; 0x36
   82fa0:	bf88      	it	hi
   82fa2:	bd30      	pophi	{r4, r5, pc}
   82fa4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82fa8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82fac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82fb0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82fb4:	d002      	beq.n	82fbc <__adddf3+0x70>
   82fb6:	4240      	negs	r0, r0
   82fb8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82fbc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82fc0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82fc4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82fc8:	d002      	beq.n	82fd0 <__adddf3+0x84>
   82fca:	4252      	negs	r2, r2
   82fcc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82fd0:	ea94 0f05 	teq	r4, r5
   82fd4:	f000 80a7 	beq.w	83126 <__adddf3+0x1da>
   82fd8:	f1a4 0401 	sub.w	r4, r4, #1
   82fdc:	f1d5 0e20 	rsbs	lr, r5, #32
   82fe0:	db0d      	blt.n	82ffe <__adddf3+0xb2>
   82fe2:	fa02 fc0e 	lsl.w	ip, r2, lr
   82fe6:	fa22 f205 	lsr.w	r2, r2, r5
   82fea:	1880      	adds	r0, r0, r2
   82fec:	f141 0100 	adc.w	r1, r1, #0
   82ff0:	fa03 f20e 	lsl.w	r2, r3, lr
   82ff4:	1880      	adds	r0, r0, r2
   82ff6:	fa43 f305 	asr.w	r3, r3, r5
   82ffa:	4159      	adcs	r1, r3
   82ffc:	e00e      	b.n	8301c <__adddf3+0xd0>
   82ffe:	f1a5 0520 	sub.w	r5, r5, #32
   83002:	f10e 0e20 	add.w	lr, lr, #32
   83006:	2a01      	cmp	r2, #1
   83008:	fa03 fc0e 	lsl.w	ip, r3, lr
   8300c:	bf28      	it	cs
   8300e:	f04c 0c02 	orrcs.w	ip, ip, #2
   83012:	fa43 f305 	asr.w	r3, r3, r5
   83016:	18c0      	adds	r0, r0, r3
   83018:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8301c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83020:	d507      	bpl.n	83032 <__adddf3+0xe6>
   83022:	f04f 0e00 	mov.w	lr, #0
   83026:	f1dc 0c00 	rsbs	ip, ip, #0
   8302a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8302e:	eb6e 0101 	sbc.w	r1, lr, r1
   83032:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   83036:	d31b      	bcc.n	83070 <__adddf3+0x124>
   83038:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8303c:	d30c      	bcc.n	83058 <__adddf3+0x10c>
   8303e:	0849      	lsrs	r1, r1, #1
   83040:	ea5f 0030 	movs.w	r0, r0, rrx
   83044:	ea4f 0c3c 	mov.w	ip, ip, rrx
   83048:	f104 0401 	add.w	r4, r4, #1
   8304c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   83050:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   83054:	f080 809a 	bcs.w	8318c <__adddf3+0x240>
   83058:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8305c:	bf08      	it	eq
   8305e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83062:	f150 0000 	adcs.w	r0, r0, #0
   83066:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8306a:	ea41 0105 	orr.w	r1, r1, r5
   8306e:	bd30      	pop	{r4, r5, pc}
   83070:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   83074:	4140      	adcs	r0, r0
   83076:	eb41 0101 	adc.w	r1, r1, r1
   8307a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8307e:	f1a4 0401 	sub.w	r4, r4, #1
   83082:	d1e9      	bne.n	83058 <__adddf3+0x10c>
   83084:	f091 0f00 	teq	r1, #0
   83088:	bf04      	itt	eq
   8308a:	4601      	moveq	r1, r0
   8308c:	2000      	moveq	r0, #0
   8308e:	fab1 f381 	clz	r3, r1
   83092:	bf08      	it	eq
   83094:	3320      	addeq	r3, #32
   83096:	f1a3 030b 	sub.w	r3, r3, #11
   8309a:	f1b3 0220 	subs.w	r2, r3, #32
   8309e:	da0c      	bge.n	830ba <__adddf3+0x16e>
   830a0:	320c      	adds	r2, #12
   830a2:	dd08      	ble.n	830b6 <__adddf3+0x16a>
   830a4:	f102 0c14 	add.w	ip, r2, #20
   830a8:	f1c2 020c 	rsb	r2, r2, #12
   830ac:	fa01 f00c 	lsl.w	r0, r1, ip
   830b0:	fa21 f102 	lsr.w	r1, r1, r2
   830b4:	e00c      	b.n	830d0 <__adddf3+0x184>
   830b6:	f102 0214 	add.w	r2, r2, #20
   830ba:	bfd8      	it	le
   830bc:	f1c2 0c20 	rsble	ip, r2, #32
   830c0:	fa01 f102 	lsl.w	r1, r1, r2
   830c4:	fa20 fc0c 	lsr.w	ip, r0, ip
   830c8:	bfdc      	itt	le
   830ca:	ea41 010c 	orrle.w	r1, r1, ip
   830ce:	4090      	lslle	r0, r2
   830d0:	1ae4      	subs	r4, r4, r3
   830d2:	bfa2      	ittt	ge
   830d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   830d8:	4329      	orrge	r1, r5
   830da:	bd30      	popge	{r4, r5, pc}
   830dc:	ea6f 0404 	mvn.w	r4, r4
   830e0:	3c1f      	subs	r4, #31
   830e2:	da1c      	bge.n	8311e <__adddf3+0x1d2>
   830e4:	340c      	adds	r4, #12
   830e6:	dc0e      	bgt.n	83106 <__adddf3+0x1ba>
   830e8:	f104 0414 	add.w	r4, r4, #20
   830ec:	f1c4 0220 	rsb	r2, r4, #32
   830f0:	fa20 f004 	lsr.w	r0, r0, r4
   830f4:	fa01 f302 	lsl.w	r3, r1, r2
   830f8:	ea40 0003 	orr.w	r0, r0, r3
   830fc:	fa21 f304 	lsr.w	r3, r1, r4
   83100:	ea45 0103 	orr.w	r1, r5, r3
   83104:	bd30      	pop	{r4, r5, pc}
   83106:	f1c4 040c 	rsb	r4, r4, #12
   8310a:	f1c4 0220 	rsb	r2, r4, #32
   8310e:	fa20 f002 	lsr.w	r0, r0, r2
   83112:	fa01 f304 	lsl.w	r3, r1, r4
   83116:	ea40 0003 	orr.w	r0, r0, r3
   8311a:	4629      	mov	r1, r5
   8311c:	bd30      	pop	{r4, r5, pc}
   8311e:	fa21 f004 	lsr.w	r0, r1, r4
   83122:	4629      	mov	r1, r5
   83124:	bd30      	pop	{r4, r5, pc}
   83126:	f094 0f00 	teq	r4, #0
   8312a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8312e:	bf06      	itte	eq
   83130:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   83134:	3401      	addeq	r4, #1
   83136:	3d01      	subne	r5, #1
   83138:	e74e      	b.n	82fd8 <__adddf3+0x8c>
   8313a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8313e:	bf18      	it	ne
   83140:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   83144:	d029      	beq.n	8319a <__adddf3+0x24e>
   83146:	ea94 0f05 	teq	r4, r5
   8314a:	bf08      	it	eq
   8314c:	ea90 0f02 	teqeq	r0, r2
   83150:	d005      	beq.n	8315e <__adddf3+0x212>
   83152:	ea54 0c00 	orrs.w	ip, r4, r0
   83156:	bf04      	itt	eq
   83158:	4619      	moveq	r1, r3
   8315a:	4610      	moveq	r0, r2
   8315c:	bd30      	pop	{r4, r5, pc}
   8315e:	ea91 0f03 	teq	r1, r3
   83162:	bf1e      	ittt	ne
   83164:	2100      	movne	r1, #0
   83166:	2000      	movne	r0, #0
   83168:	bd30      	popne	{r4, r5, pc}
   8316a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8316e:	d105      	bne.n	8317c <__adddf3+0x230>
   83170:	0040      	lsls	r0, r0, #1
   83172:	4149      	adcs	r1, r1
   83174:	bf28      	it	cs
   83176:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8317a:	bd30      	pop	{r4, r5, pc}
   8317c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   83180:	bf3c      	itt	cc
   83182:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   83186:	bd30      	popcc	{r4, r5, pc}
   83188:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8318c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   83190:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83194:	f04f 0000 	mov.w	r0, #0
   83198:	bd30      	pop	{r4, r5, pc}
   8319a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8319e:	bf1a      	itte	ne
   831a0:	4619      	movne	r1, r3
   831a2:	4610      	movne	r0, r2
   831a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   831a8:	bf1c      	itt	ne
   831aa:	460b      	movne	r3, r1
   831ac:	4602      	movne	r2, r0
   831ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   831b2:	bf06      	itte	eq
   831b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   831b8:	ea91 0f03 	teqeq	r1, r3
   831bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   831c0:	bd30      	pop	{r4, r5, pc}
   831c2:	bf00      	nop

000831c4 <__aeabi_ui2d>:
   831c4:	f090 0f00 	teq	r0, #0
   831c8:	bf04      	itt	eq
   831ca:	2100      	moveq	r1, #0
   831cc:	4770      	bxeq	lr
   831ce:	b530      	push	{r4, r5, lr}
   831d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   831d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   831d8:	f04f 0500 	mov.w	r5, #0
   831dc:	f04f 0100 	mov.w	r1, #0
   831e0:	e750      	b.n	83084 <__adddf3+0x138>
   831e2:	bf00      	nop

000831e4 <__aeabi_i2d>:
   831e4:	f090 0f00 	teq	r0, #0
   831e8:	bf04      	itt	eq
   831ea:	2100      	moveq	r1, #0
   831ec:	4770      	bxeq	lr
   831ee:	b530      	push	{r4, r5, lr}
   831f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   831f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   831f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   831fc:	bf48      	it	mi
   831fe:	4240      	negmi	r0, r0
   83200:	f04f 0100 	mov.w	r1, #0
   83204:	e73e      	b.n	83084 <__adddf3+0x138>
   83206:	bf00      	nop

00083208 <__aeabi_f2d>:
   83208:	0042      	lsls	r2, r0, #1
   8320a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8320e:	ea4f 0131 	mov.w	r1, r1, rrx
   83212:	ea4f 7002 	mov.w	r0, r2, lsl #28
   83216:	bf1f      	itttt	ne
   83218:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8321c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83220:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   83224:	4770      	bxne	lr
   83226:	f092 0f00 	teq	r2, #0
   8322a:	bf14      	ite	ne
   8322c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83230:	4770      	bxeq	lr
   83232:	b530      	push	{r4, r5, lr}
   83234:	f44f 7460 	mov.w	r4, #896	; 0x380
   83238:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8323c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83240:	e720      	b.n	83084 <__adddf3+0x138>
   83242:	bf00      	nop

00083244 <__aeabi_ul2d>:
   83244:	ea50 0201 	orrs.w	r2, r0, r1
   83248:	bf08      	it	eq
   8324a:	4770      	bxeq	lr
   8324c:	b530      	push	{r4, r5, lr}
   8324e:	f04f 0500 	mov.w	r5, #0
   83252:	e00a      	b.n	8326a <__aeabi_l2d+0x16>

00083254 <__aeabi_l2d>:
   83254:	ea50 0201 	orrs.w	r2, r0, r1
   83258:	bf08      	it	eq
   8325a:	4770      	bxeq	lr
   8325c:	b530      	push	{r4, r5, lr}
   8325e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   83262:	d502      	bpl.n	8326a <__aeabi_l2d+0x16>
   83264:	4240      	negs	r0, r0
   83266:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8326a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8326e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83272:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   83276:	f43f aedc 	beq.w	83032 <__adddf3+0xe6>
   8327a:	f04f 0203 	mov.w	r2, #3
   8327e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83282:	bf18      	it	ne
   83284:	3203      	addne	r2, #3
   83286:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8328a:	bf18      	it	ne
   8328c:	3203      	addne	r2, #3
   8328e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   83292:	f1c2 0320 	rsb	r3, r2, #32
   83296:	fa00 fc03 	lsl.w	ip, r0, r3
   8329a:	fa20 f002 	lsr.w	r0, r0, r2
   8329e:	fa01 fe03 	lsl.w	lr, r1, r3
   832a2:	ea40 000e 	orr.w	r0, r0, lr
   832a6:	fa21 f102 	lsr.w	r1, r1, r2
   832aa:	4414      	add	r4, r2
   832ac:	e6c1      	b.n	83032 <__adddf3+0xe6>
   832ae:	bf00      	nop

000832b0 <__aeabi_dmul>:
   832b0:	b570      	push	{r4, r5, r6, lr}
   832b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   832b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   832ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   832be:	bf1d      	ittte	ne
   832c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   832c4:	ea94 0f0c 	teqne	r4, ip
   832c8:	ea95 0f0c 	teqne	r5, ip
   832cc:	f000 f8de 	bleq	8348c <__aeabi_dmul+0x1dc>
   832d0:	442c      	add	r4, r5
   832d2:	ea81 0603 	eor.w	r6, r1, r3
   832d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   832da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   832de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   832e2:	bf18      	it	ne
   832e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   832e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   832ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   832f0:	d038      	beq.n	83364 <__aeabi_dmul+0xb4>
   832f2:	fba0 ce02 	umull	ip, lr, r0, r2
   832f6:	f04f 0500 	mov.w	r5, #0
   832fa:	fbe1 e502 	umlal	lr, r5, r1, r2
   832fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   83302:	fbe0 e503 	umlal	lr, r5, r0, r3
   83306:	f04f 0600 	mov.w	r6, #0
   8330a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8330e:	f09c 0f00 	teq	ip, #0
   83312:	bf18      	it	ne
   83314:	f04e 0e01 	orrne.w	lr, lr, #1
   83318:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8331c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   83320:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   83324:	d204      	bcs.n	83330 <__aeabi_dmul+0x80>
   83326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8332a:	416d      	adcs	r5, r5
   8332c:	eb46 0606 	adc.w	r6, r6, r6
   83330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   83334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   83338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8333c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   83340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   83344:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83348:	bf88      	it	hi
   8334a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8334e:	d81e      	bhi.n	8338e <__aeabi_dmul+0xde>
   83350:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   83354:	bf08      	it	eq
   83356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8335a:	f150 0000 	adcs.w	r0, r0, #0
   8335e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83362:	bd70      	pop	{r4, r5, r6, pc}
   83364:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   83368:	ea46 0101 	orr.w	r1, r6, r1
   8336c:	ea40 0002 	orr.w	r0, r0, r2
   83370:	ea81 0103 	eor.w	r1, r1, r3
   83374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   83378:	bfc2      	ittt	gt
   8337a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8337e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83382:	bd70      	popgt	{r4, r5, r6, pc}
   83384:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83388:	f04f 0e00 	mov.w	lr, #0
   8338c:	3c01      	subs	r4, #1
   8338e:	f300 80ab 	bgt.w	834e8 <__aeabi_dmul+0x238>
   83392:	f114 0f36 	cmn.w	r4, #54	; 0x36
   83396:	bfde      	ittt	le
   83398:	2000      	movle	r0, #0
   8339a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8339e:	bd70      	pople	{r4, r5, r6, pc}
   833a0:	f1c4 0400 	rsb	r4, r4, #0
   833a4:	3c20      	subs	r4, #32
   833a6:	da35      	bge.n	83414 <__aeabi_dmul+0x164>
   833a8:	340c      	adds	r4, #12
   833aa:	dc1b      	bgt.n	833e4 <__aeabi_dmul+0x134>
   833ac:	f104 0414 	add.w	r4, r4, #20
   833b0:	f1c4 0520 	rsb	r5, r4, #32
   833b4:	fa00 f305 	lsl.w	r3, r0, r5
   833b8:	fa20 f004 	lsr.w	r0, r0, r4
   833bc:	fa01 f205 	lsl.w	r2, r1, r5
   833c0:	ea40 0002 	orr.w	r0, r0, r2
   833c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   833c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   833cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   833d0:	fa21 f604 	lsr.w	r6, r1, r4
   833d4:	eb42 0106 	adc.w	r1, r2, r6
   833d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   833dc:	bf08      	it	eq
   833de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   833e2:	bd70      	pop	{r4, r5, r6, pc}
   833e4:	f1c4 040c 	rsb	r4, r4, #12
   833e8:	f1c4 0520 	rsb	r5, r4, #32
   833ec:	fa00 f304 	lsl.w	r3, r0, r4
   833f0:	fa20 f005 	lsr.w	r0, r0, r5
   833f4:	fa01 f204 	lsl.w	r2, r1, r4
   833f8:	ea40 0002 	orr.w	r0, r0, r2
   833fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83404:	f141 0100 	adc.w	r1, r1, #0
   83408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8340c:	bf08      	it	eq
   8340e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83412:	bd70      	pop	{r4, r5, r6, pc}
   83414:	f1c4 0520 	rsb	r5, r4, #32
   83418:	fa00 f205 	lsl.w	r2, r0, r5
   8341c:	ea4e 0e02 	orr.w	lr, lr, r2
   83420:	fa20 f304 	lsr.w	r3, r0, r4
   83424:	fa01 f205 	lsl.w	r2, r1, r5
   83428:	ea43 0302 	orr.w	r3, r3, r2
   8342c:	fa21 f004 	lsr.w	r0, r1, r4
   83430:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83434:	fa21 f204 	lsr.w	r2, r1, r4
   83438:	ea20 0002 	bic.w	r0, r0, r2
   8343c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83444:	bf08      	it	eq
   83446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8344a:	bd70      	pop	{r4, r5, r6, pc}
   8344c:	f094 0f00 	teq	r4, #0
   83450:	d10f      	bne.n	83472 <__aeabi_dmul+0x1c2>
   83452:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   83456:	0040      	lsls	r0, r0, #1
   83458:	eb41 0101 	adc.w	r1, r1, r1
   8345c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83460:	bf08      	it	eq
   83462:	3c01      	subeq	r4, #1
   83464:	d0f7      	beq.n	83456 <__aeabi_dmul+0x1a6>
   83466:	ea41 0106 	orr.w	r1, r1, r6
   8346a:	f095 0f00 	teq	r5, #0
   8346e:	bf18      	it	ne
   83470:	4770      	bxne	lr
   83472:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   83476:	0052      	lsls	r2, r2, #1
   83478:	eb43 0303 	adc.w	r3, r3, r3
   8347c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83480:	bf08      	it	eq
   83482:	3d01      	subeq	r5, #1
   83484:	d0f7      	beq.n	83476 <__aeabi_dmul+0x1c6>
   83486:	ea43 0306 	orr.w	r3, r3, r6
   8348a:	4770      	bx	lr
   8348c:	ea94 0f0c 	teq	r4, ip
   83490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83494:	bf18      	it	ne
   83496:	ea95 0f0c 	teqne	r5, ip
   8349a:	d00c      	beq.n	834b6 <__aeabi_dmul+0x206>
   8349c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   834a0:	bf18      	it	ne
   834a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   834a6:	d1d1      	bne.n	8344c <__aeabi_dmul+0x19c>
   834a8:	ea81 0103 	eor.w	r1, r1, r3
   834ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   834b0:	f04f 0000 	mov.w	r0, #0
   834b4:	bd70      	pop	{r4, r5, r6, pc}
   834b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   834ba:	bf06      	itte	eq
   834bc:	4610      	moveq	r0, r2
   834be:	4619      	moveq	r1, r3
   834c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   834c4:	d019      	beq.n	834fa <__aeabi_dmul+0x24a>
   834c6:	ea94 0f0c 	teq	r4, ip
   834ca:	d102      	bne.n	834d2 <__aeabi_dmul+0x222>
   834cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   834d0:	d113      	bne.n	834fa <__aeabi_dmul+0x24a>
   834d2:	ea95 0f0c 	teq	r5, ip
   834d6:	d105      	bne.n	834e4 <__aeabi_dmul+0x234>
   834d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   834dc:	bf1c      	itt	ne
   834de:	4610      	movne	r0, r2
   834e0:	4619      	movne	r1, r3
   834e2:	d10a      	bne.n	834fa <__aeabi_dmul+0x24a>
   834e4:	ea81 0103 	eor.w	r1, r1, r3
   834e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   834ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   834f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   834f4:	f04f 0000 	mov.w	r0, #0
   834f8:	bd70      	pop	{r4, r5, r6, pc}
   834fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   834fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   83502:	bd70      	pop	{r4, r5, r6, pc}

00083504 <__aeabi_ddiv>:
   83504:	b570      	push	{r4, r5, r6, lr}
   83506:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8350a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8350e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83512:	bf1d      	ittte	ne
   83514:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83518:	ea94 0f0c 	teqne	r4, ip
   8351c:	ea95 0f0c 	teqne	r5, ip
   83520:	f000 f8a7 	bleq	83672 <__aeabi_ddiv+0x16e>
   83524:	eba4 0405 	sub.w	r4, r4, r5
   83528:	ea81 0e03 	eor.w	lr, r1, r3
   8352c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83530:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83534:	f000 8088 	beq.w	83648 <__aeabi_ddiv+0x144>
   83538:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8353c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83540:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83544:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83548:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8354c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83550:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83554:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83558:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8355c:	429d      	cmp	r5, r3
   8355e:	bf08      	it	eq
   83560:	4296      	cmpeq	r6, r2
   83562:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   83566:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8356a:	d202      	bcs.n	83572 <__aeabi_ddiv+0x6e>
   8356c:	085b      	lsrs	r3, r3, #1
   8356e:	ea4f 0232 	mov.w	r2, r2, rrx
   83572:	1ab6      	subs	r6, r6, r2
   83574:	eb65 0503 	sbc.w	r5, r5, r3
   83578:	085b      	lsrs	r3, r3, #1
   8357a:	ea4f 0232 	mov.w	r2, r2, rrx
   8357e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   83582:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   83586:	ebb6 0e02 	subs.w	lr, r6, r2
   8358a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8358e:	bf22      	ittt	cs
   83590:	1ab6      	subcs	r6, r6, r2
   83592:	4675      	movcs	r5, lr
   83594:	ea40 000c 	orrcs.w	r0, r0, ip
   83598:	085b      	lsrs	r3, r3, #1
   8359a:	ea4f 0232 	mov.w	r2, r2, rrx
   8359e:	ebb6 0e02 	subs.w	lr, r6, r2
   835a2:	eb75 0e03 	sbcs.w	lr, r5, r3
   835a6:	bf22      	ittt	cs
   835a8:	1ab6      	subcs	r6, r6, r2
   835aa:	4675      	movcs	r5, lr
   835ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   835b0:	085b      	lsrs	r3, r3, #1
   835b2:	ea4f 0232 	mov.w	r2, r2, rrx
   835b6:	ebb6 0e02 	subs.w	lr, r6, r2
   835ba:	eb75 0e03 	sbcs.w	lr, r5, r3
   835be:	bf22      	ittt	cs
   835c0:	1ab6      	subcs	r6, r6, r2
   835c2:	4675      	movcs	r5, lr
   835c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   835c8:	085b      	lsrs	r3, r3, #1
   835ca:	ea4f 0232 	mov.w	r2, r2, rrx
   835ce:	ebb6 0e02 	subs.w	lr, r6, r2
   835d2:	eb75 0e03 	sbcs.w	lr, r5, r3
   835d6:	bf22      	ittt	cs
   835d8:	1ab6      	subcs	r6, r6, r2
   835da:	4675      	movcs	r5, lr
   835dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   835e0:	ea55 0e06 	orrs.w	lr, r5, r6
   835e4:	d018      	beq.n	83618 <__aeabi_ddiv+0x114>
   835e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   835ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   835ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
   835f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   835f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   835fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   835fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83602:	d1c0      	bne.n	83586 <__aeabi_ddiv+0x82>
   83604:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83608:	d10b      	bne.n	83622 <__aeabi_ddiv+0x11e>
   8360a:	ea41 0100 	orr.w	r1, r1, r0
   8360e:	f04f 0000 	mov.w	r0, #0
   83612:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   83616:	e7b6      	b.n	83586 <__aeabi_ddiv+0x82>
   83618:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8361c:	bf04      	itt	eq
   8361e:	4301      	orreq	r1, r0
   83620:	2000      	moveq	r0, #0
   83622:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83626:	bf88      	it	hi
   83628:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8362c:	f63f aeaf 	bhi.w	8338e <__aeabi_dmul+0xde>
   83630:	ebb5 0c03 	subs.w	ip, r5, r3
   83634:	bf04      	itt	eq
   83636:	ebb6 0c02 	subseq.w	ip, r6, r2
   8363a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8363e:	f150 0000 	adcs.w	r0, r0, #0
   83642:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83646:	bd70      	pop	{r4, r5, r6, pc}
   83648:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8364c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83650:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83654:	bfc2      	ittt	gt
   83656:	ebd4 050c 	rsbsgt	r5, r4, ip
   8365a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8365e:	bd70      	popgt	{r4, r5, r6, pc}
   83660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83664:	f04f 0e00 	mov.w	lr, #0
   83668:	3c01      	subs	r4, #1
   8366a:	e690      	b.n	8338e <__aeabi_dmul+0xde>
   8366c:	ea45 0e06 	orr.w	lr, r5, r6
   83670:	e68d      	b.n	8338e <__aeabi_dmul+0xde>
   83672:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83676:	ea94 0f0c 	teq	r4, ip
   8367a:	bf08      	it	eq
   8367c:	ea95 0f0c 	teqeq	r5, ip
   83680:	f43f af3b 	beq.w	834fa <__aeabi_dmul+0x24a>
   83684:	ea94 0f0c 	teq	r4, ip
   83688:	d10a      	bne.n	836a0 <__aeabi_ddiv+0x19c>
   8368a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8368e:	f47f af34 	bne.w	834fa <__aeabi_dmul+0x24a>
   83692:	ea95 0f0c 	teq	r5, ip
   83696:	f47f af25 	bne.w	834e4 <__aeabi_dmul+0x234>
   8369a:	4610      	mov	r0, r2
   8369c:	4619      	mov	r1, r3
   8369e:	e72c      	b.n	834fa <__aeabi_dmul+0x24a>
   836a0:	ea95 0f0c 	teq	r5, ip
   836a4:	d106      	bne.n	836b4 <__aeabi_ddiv+0x1b0>
   836a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   836aa:	f43f aefd 	beq.w	834a8 <__aeabi_dmul+0x1f8>
   836ae:	4610      	mov	r0, r2
   836b0:	4619      	mov	r1, r3
   836b2:	e722      	b.n	834fa <__aeabi_dmul+0x24a>
   836b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   836b8:	bf18      	it	ne
   836ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   836be:	f47f aec5 	bne.w	8344c <__aeabi_dmul+0x19c>
   836c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   836c6:	f47f af0d 	bne.w	834e4 <__aeabi_dmul+0x234>
   836ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   836ce:	f47f aeeb 	bne.w	834a8 <__aeabi_dmul+0x1f8>
   836d2:	e712      	b.n	834fa <__aeabi_dmul+0x24a>

000836d4 <__aeabi_d2uiz>:
   836d4:	004a      	lsls	r2, r1, #1
   836d6:	d211      	bcs.n	836fc <__aeabi_d2uiz+0x28>
   836d8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   836dc:	d211      	bcs.n	83702 <__aeabi_d2uiz+0x2e>
   836de:	d50d      	bpl.n	836fc <__aeabi_d2uiz+0x28>
   836e0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   836e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   836e8:	d40e      	bmi.n	83708 <__aeabi_d2uiz+0x34>
   836ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   836ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   836f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   836f6:	fa23 f002 	lsr.w	r0, r3, r2
   836fa:	4770      	bx	lr
   836fc:	f04f 0000 	mov.w	r0, #0
   83700:	4770      	bx	lr
   83702:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83706:	d102      	bne.n	8370e <__aeabi_d2uiz+0x3a>
   83708:	f04f 30ff 	mov.w	r0, #4294967295
   8370c:	4770      	bx	lr
   8370e:	f04f 0000 	mov.w	r0, #0
   83712:	4770      	bx	lr

00083714 <__aeabi_uldivmod>:
   83714:	b953      	cbnz	r3, 8372c <__aeabi_uldivmod+0x18>
   83716:	b94a      	cbnz	r2, 8372c <__aeabi_uldivmod+0x18>
   83718:	2900      	cmp	r1, #0
   8371a:	bf08      	it	eq
   8371c:	2800      	cmpeq	r0, #0
   8371e:	bf1c      	itt	ne
   83720:	f04f 31ff 	movne.w	r1, #4294967295
   83724:	f04f 30ff 	movne.w	r0, #4294967295
   83728:	f000 b97a 	b.w	83a20 <__aeabi_idiv0>
   8372c:	f1ad 0c08 	sub.w	ip, sp, #8
   83730:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   83734:	f000 f806 	bl	83744 <__udivmoddi4>
   83738:	f8dd e004 	ldr.w	lr, [sp, #4]
   8373c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   83740:	b004      	add	sp, #16
   83742:	4770      	bx	lr

00083744 <__udivmoddi4>:
   83744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83748:	468c      	mov	ip, r1
   8374a:	460e      	mov	r6, r1
   8374c:	4604      	mov	r4, r0
   8374e:	9d08      	ldr	r5, [sp, #32]
   83750:	2b00      	cmp	r3, #0
   83752:	d150      	bne.n	837f6 <__udivmoddi4+0xb2>
   83754:	428a      	cmp	r2, r1
   83756:	4617      	mov	r7, r2
   83758:	d96c      	bls.n	83834 <__udivmoddi4+0xf0>
   8375a:	fab2 fe82 	clz	lr, r2
   8375e:	f1be 0f00 	cmp.w	lr, #0
   83762:	d00b      	beq.n	8377c <__udivmoddi4+0x38>
   83764:	f1ce 0c20 	rsb	ip, lr, #32
   83768:	fa01 f60e 	lsl.w	r6, r1, lr
   8376c:	fa20 fc0c 	lsr.w	ip, r0, ip
   83770:	fa02 f70e 	lsl.w	r7, r2, lr
   83774:	ea4c 0c06 	orr.w	ip, ip, r6
   83778:	fa00 f40e 	lsl.w	r4, r0, lr
   8377c:	0c3a      	lsrs	r2, r7, #16
   8377e:	fbbc f9f2 	udiv	r9, ip, r2
   83782:	b2bb      	uxth	r3, r7
   83784:	fb02 cc19 	mls	ip, r2, r9, ip
   83788:	fb09 fa03 	mul.w	sl, r9, r3
   8378c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83790:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   83794:	45b2      	cmp	sl, r6
   83796:	d90a      	bls.n	837ae <__udivmoddi4+0x6a>
   83798:	19f6      	adds	r6, r6, r7
   8379a:	f109 31ff 	add.w	r1, r9, #4294967295
   8379e:	f080 8125 	bcs.w	839ec <__udivmoddi4+0x2a8>
   837a2:	45b2      	cmp	sl, r6
   837a4:	f240 8122 	bls.w	839ec <__udivmoddi4+0x2a8>
   837a8:	f1a9 0902 	sub.w	r9, r9, #2
   837ac:	443e      	add	r6, r7
   837ae:	eba6 060a 	sub.w	r6, r6, sl
   837b2:	fbb6 f0f2 	udiv	r0, r6, r2
   837b6:	fb02 6610 	mls	r6, r2, r0, r6
   837ba:	fb00 f303 	mul.w	r3, r0, r3
   837be:	b2a4      	uxth	r4, r4
   837c0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   837c4:	42a3      	cmp	r3, r4
   837c6:	d909      	bls.n	837dc <__udivmoddi4+0x98>
   837c8:	19e4      	adds	r4, r4, r7
   837ca:	f100 32ff 	add.w	r2, r0, #4294967295
   837ce:	f080 810b 	bcs.w	839e8 <__udivmoddi4+0x2a4>
   837d2:	42a3      	cmp	r3, r4
   837d4:	f240 8108 	bls.w	839e8 <__udivmoddi4+0x2a4>
   837d8:	3802      	subs	r0, #2
   837da:	443c      	add	r4, r7
   837dc:	2100      	movs	r1, #0
   837de:	1ae4      	subs	r4, r4, r3
   837e0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   837e4:	2d00      	cmp	r5, #0
   837e6:	d062      	beq.n	838ae <__udivmoddi4+0x16a>
   837e8:	2300      	movs	r3, #0
   837ea:	fa24 f40e 	lsr.w	r4, r4, lr
   837ee:	602c      	str	r4, [r5, #0]
   837f0:	606b      	str	r3, [r5, #4]
   837f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   837f6:	428b      	cmp	r3, r1
   837f8:	d907      	bls.n	8380a <__udivmoddi4+0xc6>
   837fa:	2d00      	cmp	r5, #0
   837fc:	d055      	beq.n	838aa <__udivmoddi4+0x166>
   837fe:	2100      	movs	r1, #0
   83800:	e885 0041 	stmia.w	r5, {r0, r6}
   83804:	4608      	mov	r0, r1
   83806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8380a:	fab3 f183 	clz	r1, r3
   8380e:	2900      	cmp	r1, #0
   83810:	f040 808f 	bne.w	83932 <__udivmoddi4+0x1ee>
   83814:	42b3      	cmp	r3, r6
   83816:	d302      	bcc.n	8381e <__udivmoddi4+0xda>
   83818:	4282      	cmp	r2, r0
   8381a:	f200 80fc 	bhi.w	83a16 <__udivmoddi4+0x2d2>
   8381e:	1a84      	subs	r4, r0, r2
   83820:	eb66 0603 	sbc.w	r6, r6, r3
   83824:	2001      	movs	r0, #1
   83826:	46b4      	mov	ip, r6
   83828:	2d00      	cmp	r5, #0
   8382a:	d040      	beq.n	838ae <__udivmoddi4+0x16a>
   8382c:	e885 1010 	stmia.w	r5, {r4, ip}
   83830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83834:	b912      	cbnz	r2, 8383c <__udivmoddi4+0xf8>
   83836:	2701      	movs	r7, #1
   83838:	fbb7 f7f2 	udiv	r7, r7, r2
   8383c:	fab7 fe87 	clz	lr, r7
   83840:	f1be 0f00 	cmp.w	lr, #0
   83844:	d135      	bne.n	838b2 <__udivmoddi4+0x16e>
   83846:	2101      	movs	r1, #1
   83848:	1bf6      	subs	r6, r6, r7
   8384a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8384e:	fa1f f887 	uxth.w	r8, r7
   83852:	fbb6 f2fc 	udiv	r2, r6, ip
   83856:	fb0c 6612 	mls	r6, ip, r2, r6
   8385a:	fb08 f002 	mul.w	r0, r8, r2
   8385e:	0c23      	lsrs	r3, r4, #16
   83860:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   83864:	42b0      	cmp	r0, r6
   83866:	d907      	bls.n	83878 <__udivmoddi4+0x134>
   83868:	19f6      	adds	r6, r6, r7
   8386a:	f102 33ff 	add.w	r3, r2, #4294967295
   8386e:	d202      	bcs.n	83876 <__udivmoddi4+0x132>
   83870:	42b0      	cmp	r0, r6
   83872:	f200 80d2 	bhi.w	83a1a <__udivmoddi4+0x2d6>
   83876:	461a      	mov	r2, r3
   83878:	1a36      	subs	r6, r6, r0
   8387a:	fbb6 f0fc 	udiv	r0, r6, ip
   8387e:	fb0c 6610 	mls	r6, ip, r0, r6
   83882:	fb08 f800 	mul.w	r8, r8, r0
   83886:	b2a3      	uxth	r3, r4
   83888:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   8388c:	45a0      	cmp	r8, r4
   8388e:	d907      	bls.n	838a0 <__udivmoddi4+0x15c>
   83890:	19e4      	adds	r4, r4, r7
   83892:	f100 33ff 	add.w	r3, r0, #4294967295
   83896:	d202      	bcs.n	8389e <__udivmoddi4+0x15a>
   83898:	45a0      	cmp	r8, r4
   8389a:	f200 80b9 	bhi.w	83a10 <__udivmoddi4+0x2cc>
   8389e:	4618      	mov	r0, r3
   838a0:	eba4 0408 	sub.w	r4, r4, r8
   838a4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   838a8:	e79c      	b.n	837e4 <__udivmoddi4+0xa0>
   838aa:	4629      	mov	r1, r5
   838ac:	4628      	mov	r0, r5
   838ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   838b2:	fa07 f70e 	lsl.w	r7, r7, lr
   838b6:	f1ce 0320 	rsb	r3, lr, #32
   838ba:	fa26 f203 	lsr.w	r2, r6, r3
   838be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   838c2:	fbb2 f1fc 	udiv	r1, r2, ip
   838c6:	fa1f f887 	uxth.w	r8, r7
   838ca:	fb0c 2211 	mls	r2, ip, r1, r2
   838ce:	fa06 f60e 	lsl.w	r6, r6, lr
   838d2:	fa20 f303 	lsr.w	r3, r0, r3
   838d6:	fb01 f908 	mul.w	r9, r1, r8
   838da:	4333      	orrs	r3, r6
   838dc:	0c1e      	lsrs	r6, r3, #16
   838de:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   838e2:	45b1      	cmp	r9, r6
   838e4:	fa00 f40e 	lsl.w	r4, r0, lr
   838e8:	d909      	bls.n	838fe <__udivmoddi4+0x1ba>
   838ea:	19f6      	adds	r6, r6, r7
   838ec:	f101 32ff 	add.w	r2, r1, #4294967295
   838f0:	f080 808c 	bcs.w	83a0c <__udivmoddi4+0x2c8>
   838f4:	45b1      	cmp	r9, r6
   838f6:	f240 8089 	bls.w	83a0c <__udivmoddi4+0x2c8>
   838fa:	3902      	subs	r1, #2
   838fc:	443e      	add	r6, r7
   838fe:	eba6 0609 	sub.w	r6, r6, r9
   83902:	fbb6 f0fc 	udiv	r0, r6, ip
   83906:	fb0c 6210 	mls	r2, ip, r0, r6
   8390a:	fb00 f908 	mul.w	r9, r0, r8
   8390e:	b29e      	uxth	r6, r3
   83910:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   83914:	45b1      	cmp	r9, r6
   83916:	d907      	bls.n	83928 <__udivmoddi4+0x1e4>
   83918:	19f6      	adds	r6, r6, r7
   8391a:	f100 33ff 	add.w	r3, r0, #4294967295
   8391e:	d271      	bcs.n	83a04 <__udivmoddi4+0x2c0>
   83920:	45b1      	cmp	r9, r6
   83922:	d96f      	bls.n	83a04 <__udivmoddi4+0x2c0>
   83924:	3802      	subs	r0, #2
   83926:	443e      	add	r6, r7
   83928:	eba6 0609 	sub.w	r6, r6, r9
   8392c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   83930:	e78f      	b.n	83852 <__udivmoddi4+0x10e>
   83932:	f1c1 0720 	rsb	r7, r1, #32
   83936:	fa22 f807 	lsr.w	r8, r2, r7
   8393a:	408b      	lsls	r3, r1
   8393c:	ea48 0303 	orr.w	r3, r8, r3
   83940:	fa26 f407 	lsr.w	r4, r6, r7
   83944:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   83948:	fbb4 f9fe 	udiv	r9, r4, lr
   8394c:	fa1f fc83 	uxth.w	ip, r3
   83950:	fb0e 4419 	mls	r4, lr, r9, r4
   83954:	408e      	lsls	r6, r1
   83956:	fa20 f807 	lsr.w	r8, r0, r7
   8395a:	fb09 fa0c 	mul.w	sl, r9, ip
   8395e:	ea48 0806 	orr.w	r8, r8, r6
   83962:	ea4f 4618 	mov.w	r6, r8, lsr #16
   83966:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   8396a:	45a2      	cmp	sl, r4
   8396c:	fa02 f201 	lsl.w	r2, r2, r1
   83970:	fa00 f601 	lsl.w	r6, r0, r1
   83974:	d908      	bls.n	83988 <__udivmoddi4+0x244>
   83976:	18e4      	adds	r4, r4, r3
   83978:	f109 30ff 	add.w	r0, r9, #4294967295
   8397c:	d244      	bcs.n	83a08 <__udivmoddi4+0x2c4>
   8397e:	45a2      	cmp	sl, r4
   83980:	d942      	bls.n	83a08 <__udivmoddi4+0x2c4>
   83982:	f1a9 0902 	sub.w	r9, r9, #2
   83986:	441c      	add	r4, r3
   83988:	eba4 040a 	sub.w	r4, r4, sl
   8398c:	fbb4 f0fe 	udiv	r0, r4, lr
   83990:	fb0e 4410 	mls	r4, lr, r0, r4
   83994:	fb00 fc0c 	mul.w	ip, r0, ip
   83998:	fa1f f888 	uxth.w	r8, r8
   8399c:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   839a0:	45a4      	cmp	ip, r4
   839a2:	d907      	bls.n	839b4 <__udivmoddi4+0x270>
   839a4:	18e4      	adds	r4, r4, r3
   839a6:	f100 3eff 	add.w	lr, r0, #4294967295
   839aa:	d229      	bcs.n	83a00 <__udivmoddi4+0x2bc>
   839ac:	45a4      	cmp	ip, r4
   839ae:	d927      	bls.n	83a00 <__udivmoddi4+0x2bc>
   839b0:	3802      	subs	r0, #2
   839b2:	441c      	add	r4, r3
   839b4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   839b8:	fba0 8902 	umull	r8, r9, r0, r2
   839bc:	eba4 0c0c 	sub.w	ip, r4, ip
   839c0:	45cc      	cmp	ip, r9
   839c2:	46c2      	mov	sl, r8
   839c4:	46ce      	mov	lr, r9
   839c6:	d315      	bcc.n	839f4 <__udivmoddi4+0x2b0>
   839c8:	d012      	beq.n	839f0 <__udivmoddi4+0x2ac>
   839ca:	b155      	cbz	r5, 839e2 <__udivmoddi4+0x29e>
   839cc:	ebb6 030a 	subs.w	r3, r6, sl
   839d0:	eb6c 060e 	sbc.w	r6, ip, lr
   839d4:	fa06 f707 	lsl.w	r7, r6, r7
   839d8:	40cb      	lsrs	r3, r1
   839da:	431f      	orrs	r7, r3
   839dc:	40ce      	lsrs	r6, r1
   839de:	602f      	str	r7, [r5, #0]
   839e0:	606e      	str	r6, [r5, #4]
   839e2:	2100      	movs	r1, #0
   839e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   839e8:	4610      	mov	r0, r2
   839ea:	e6f7      	b.n	837dc <__udivmoddi4+0x98>
   839ec:	4689      	mov	r9, r1
   839ee:	e6de      	b.n	837ae <__udivmoddi4+0x6a>
   839f0:	4546      	cmp	r6, r8
   839f2:	d2ea      	bcs.n	839ca <__udivmoddi4+0x286>
   839f4:	ebb8 0a02 	subs.w	sl, r8, r2
   839f8:	eb69 0e03 	sbc.w	lr, r9, r3
   839fc:	3801      	subs	r0, #1
   839fe:	e7e4      	b.n	839ca <__udivmoddi4+0x286>
   83a00:	4670      	mov	r0, lr
   83a02:	e7d7      	b.n	839b4 <__udivmoddi4+0x270>
   83a04:	4618      	mov	r0, r3
   83a06:	e78f      	b.n	83928 <__udivmoddi4+0x1e4>
   83a08:	4681      	mov	r9, r0
   83a0a:	e7bd      	b.n	83988 <__udivmoddi4+0x244>
   83a0c:	4611      	mov	r1, r2
   83a0e:	e776      	b.n	838fe <__udivmoddi4+0x1ba>
   83a10:	3802      	subs	r0, #2
   83a12:	443c      	add	r4, r7
   83a14:	e744      	b.n	838a0 <__udivmoddi4+0x15c>
   83a16:	4608      	mov	r0, r1
   83a18:	e706      	b.n	83828 <__udivmoddi4+0xe4>
   83a1a:	3a02      	subs	r2, #2
   83a1c:	443e      	add	r6, r7
   83a1e:	e72b      	b.n	83878 <__udivmoddi4+0x134>

00083a20 <__aeabi_idiv0>:
   83a20:	4770      	bx	lr
   83a22:	bf00      	nop

00083a24 <__libc_init_array>:
   83a24:	b570      	push	{r4, r5, r6, lr}
   83a26:	4e0f      	ldr	r6, [pc, #60]	; (83a64 <__libc_init_array+0x40>)
   83a28:	4d0f      	ldr	r5, [pc, #60]	; (83a68 <__libc_init_array+0x44>)
   83a2a:	1b76      	subs	r6, r6, r5
   83a2c:	10b6      	asrs	r6, r6, #2
   83a2e:	bf18      	it	ne
   83a30:	2400      	movne	r4, #0
   83a32:	d005      	beq.n	83a40 <__libc_init_array+0x1c>
   83a34:	3401      	adds	r4, #1
   83a36:	f855 3b04 	ldr.w	r3, [r5], #4
   83a3a:	4798      	blx	r3
   83a3c:	42a6      	cmp	r6, r4
   83a3e:	d1f9      	bne.n	83a34 <__libc_init_array+0x10>
   83a40:	4e0a      	ldr	r6, [pc, #40]	; (83a6c <__libc_init_array+0x48>)
   83a42:	4d0b      	ldr	r5, [pc, #44]	; (83a70 <__libc_init_array+0x4c>)
   83a44:	f000 fd7e 	bl	84544 <_init>
   83a48:	1b76      	subs	r6, r6, r5
   83a4a:	10b6      	asrs	r6, r6, #2
   83a4c:	bf18      	it	ne
   83a4e:	2400      	movne	r4, #0
   83a50:	d006      	beq.n	83a60 <__libc_init_array+0x3c>
   83a52:	3401      	adds	r4, #1
   83a54:	f855 3b04 	ldr.w	r3, [r5], #4
   83a58:	4798      	blx	r3
   83a5a:	42a6      	cmp	r6, r4
   83a5c:	d1f9      	bne.n	83a52 <__libc_init_array+0x2e>
   83a5e:	bd70      	pop	{r4, r5, r6, pc}
   83a60:	bd70      	pop	{r4, r5, r6, pc}
   83a62:	bf00      	nop
   83a64:	00084550 	.word	0x00084550
   83a68:	00084550 	.word	0x00084550
   83a6c:	00084558 	.word	0x00084558
   83a70:	00084550 	.word	0x00084550

00083a74 <malloc>:
   83a74:	4b02      	ldr	r3, [pc, #8]	; (83a80 <malloc+0xc>)
   83a76:	4601      	mov	r1, r0
   83a78:	6818      	ldr	r0, [r3, #0]
   83a7a:	f000 b803 	b.w	83a84 <_malloc_r>
   83a7e:	bf00      	nop
   83a80:	20070130 	.word	0x20070130

00083a84 <_malloc_r>:
   83a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83a88:	f101 060b 	add.w	r6, r1, #11
   83a8c:	2e16      	cmp	r6, #22
   83a8e:	b083      	sub	sp, #12
   83a90:	4605      	mov	r5, r0
   83a92:	f240 809e 	bls.w	83bd2 <_malloc_r+0x14e>
   83a96:	f036 0607 	bics.w	r6, r6, #7
   83a9a:	f100 80bd 	bmi.w	83c18 <_malloc_r+0x194>
   83a9e:	42b1      	cmp	r1, r6
   83aa0:	f200 80ba 	bhi.w	83c18 <_malloc_r+0x194>
   83aa4:	f000 fa90 	bl	83fc8 <__malloc_lock>
   83aa8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   83aac:	f0c0 8285 	bcc.w	83fba <_malloc_r+0x536>
   83ab0:	0a73      	lsrs	r3, r6, #9
   83ab2:	f000 80b8 	beq.w	83c26 <_malloc_r+0x1a2>
   83ab6:	2b04      	cmp	r3, #4
   83ab8:	f200 816c 	bhi.w	83d94 <_malloc_r+0x310>
   83abc:	09b3      	lsrs	r3, r6, #6
   83abe:	f103 0039 	add.w	r0, r3, #57	; 0x39
   83ac2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   83ac6:	00c1      	lsls	r1, r0, #3
   83ac8:	4fb8      	ldr	r7, [pc, #736]	; (83dac <_malloc_r+0x328>)
   83aca:	4439      	add	r1, r7
   83acc:	684c      	ldr	r4, [r1, #4]
   83ace:	3908      	subs	r1, #8
   83ad0:	42a1      	cmp	r1, r4
   83ad2:	d106      	bne.n	83ae2 <_malloc_r+0x5e>
   83ad4:	e00c      	b.n	83af0 <_malloc_r+0x6c>
   83ad6:	2a00      	cmp	r2, #0
   83ad8:	f280 80ab 	bge.w	83c32 <_malloc_r+0x1ae>
   83adc:	68e4      	ldr	r4, [r4, #12]
   83ade:	42a1      	cmp	r1, r4
   83ae0:	d006      	beq.n	83af0 <_malloc_r+0x6c>
   83ae2:	6863      	ldr	r3, [r4, #4]
   83ae4:	f023 0303 	bic.w	r3, r3, #3
   83ae8:	1b9a      	subs	r2, r3, r6
   83aea:	2a0f      	cmp	r2, #15
   83aec:	ddf3      	ble.n	83ad6 <_malloc_r+0x52>
   83aee:	4670      	mov	r0, lr
   83af0:	693c      	ldr	r4, [r7, #16]
   83af2:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 83dc0 <_malloc_r+0x33c>
   83af6:	4574      	cmp	r4, lr
   83af8:	f000 819e 	beq.w	83e38 <_malloc_r+0x3b4>
   83afc:	6863      	ldr	r3, [r4, #4]
   83afe:	f023 0303 	bic.w	r3, r3, #3
   83b02:	1b9a      	subs	r2, r3, r6
   83b04:	2a0f      	cmp	r2, #15
   83b06:	f300 8183 	bgt.w	83e10 <_malloc_r+0x38c>
   83b0a:	2a00      	cmp	r2, #0
   83b0c:	f8c7 e014 	str.w	lr, [r7, #20]
   83b10:	f8c7 e010 	str.w	lr, [r7, #16]
   83b14:	f280 8091 	bge.w	83c3a <_malloc_r+0x1b6>
   83b18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83b1c:	f080 8154 	bcs.w	83dc8 <_malloc_r+0x344>
   83b20:	2201      	movs	r2, #1
   83b22:	08db      	lsrs	r3, r3, #3
   83b24:	6879      	ldr	r1, [r7, #4]
   83b26:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   83b2a:	4413      	add	r3, r2
   83b2c:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83b30:	fa02 f20c 	lsl.w	r2, r2, ip
   83b34:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   83b38:	430a      	orrs	r2, r1
   83b3a:	f1ac 0108 	sub.w	r1, ip, #8
   83b3e:	60e1      	str	r1, [r4, #12]
   83b40:	f8c4 8008 	str.w	r8, [r4, #8]
   83b44:	607a      	str	r2, [r7, #4]
   83b46:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   83b4a:	f8c8 400c 	str.w	r4, [r8, #12]
   83b4e:	2401      	movs	r4, #1
   83b50:	1083      	asrs	r3, r0, #2
   83b52:	409c      	lsls	r4, r3
   83b54:	4294      	cmp	r4, r2
   83b56:	d87d      	bhi.n	83c54 <_malloc_r+0x1d0>
   83b58:	4214      	tst	r4, r2
   83b5a:	d106      	bne.n	83b6a <_malloc_r+0xe6>
   83b5c:	f020 0003 	bic.w	r0, r0, #3
   83b60:	0064      	lsls	r4, r4, #1
   83b62:	4214      	tst	r4, r2
   83b64:	f100 0004 	add.w	r0, r0, #4
   83b68:	d0fa      	beq.n	83b60 <_malloc_r+0xdc>
   83b6a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83b6e:	46cc      	mov	ip, r9
   83b70:	4680      	mov	r8, r0
   83b72:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83b76:	459c      	cmp	ip, r3
   83b78:	d107      	bne.n	83b8a <_malloc_r+0x106>
   83b7a:	e15f      	b.n	83e3c <_malloc_r+0x3b8>
   83b7c:	2a00      	cmp	r2, #0
   83b7e:	f280 816d 	bge.w	83e5c <_malloc_r+0x3d8>
   83b82:	68db      	ldr	r3, [r3, #12]
   83b84:	459c      	cmp	ip, r3
   83b86:	f000 8159 	beq.w	83e3c <_malloc_r+0x3b8>
   83b8a:	6859      	ldr	r1, [r3, #4]
   83b8c:	f021 0103 	bic.w	r1, r1, #3
   83b90:	1b8a      	subs	r2, r1, r6
   83b92:	2a0f      	cmp	r2, #15
   83b94:	ddf2      	ble.n	83b7c <_malloc_r+0xf8>
   83b96:	68dc      	ldr	r4, [r3, #12]
   83b98:	f8d3 c008 	ldr.w	ip, [r3, #8]
   83b9c:	f046 0801 	orr.w	r8, r6, #1
   83ba0:	4628      	mov	r0, r5
   83ba2:	441e      	add	r6, r3
   83ba4:	f042 0501 	orr.w	r5, r2, #1
   83ba8:	f8c3 8004 	str.w	r8, [r3, #4]
   83bac:	f8cc 400c 	str.w	r4, [ip, #12]
   83bb0:	f8c4 c008 	str.w	ip, [r4, #8]
   83bb4:	617e      	str	r6, [r7, #20]
   83bb6:	613e      	str	r6, [r7, #16]
   83bb8:	f8c6 e00c 	str.w	lr, [r6, #12]
   83bbc:	f8c6 e008 	str.w	lr, [r6, #8]
   83bc0:	6075      	str	r5, [r6, #4]
   83bc2:	505a      	str	r2, [r3, r1]
   83bc4:	9300      	str	r3, [sp, #0]
   83bc6:	f000 fa01 	bl	83fcc <__malloc_unlock>
   83bca:	9b00      	ldr	r3, [sp, #0]
   83bcc:	f103 0408 	add.w	r4, r3, #8
   83bd0:	e01e      	b.n	83c10 <_malloc_r+0x18c>
   83bd2:	2910      	cmp	r1, #16
   83bd4:	d820      	bhi.n	83c18 <_malloc_r+0x194>
   83bd6:	f000 f9f7 	bl	83fc8 <__malloc_lock>
   83bda:	2610      	movs	r6, #16
   83bdc:	2318      	movs	r3, #24
   83bde:	2002      	movs	r0, #2
   83be0:	4f72      	ldr	r7, [pc, #456]	; (83dac <_malloc_r+0x328>)
   83be2:	443b      	add	r3, r7
   83be4:	685c      	ldr	r4, [r3, #4]
   83be6:	f1a3 0208 	sub.w	r2, r3, #8
   83bea:	4294      	cmp	r4, r2
   83bec:	f000 812f 	beq.w	83e4e <_malloc_r+0x3ca>
   83bf0:	6863      	ldr	r3, [r4, #4]
   83bf2:	68e1      	ldr	r1, [r4, #12]
   83bf4:	f023 0303 	bic.w	r3, r3, #3
   83bf8:	4423      	add	r3, r4
   83bfa:	685a      	ldr	r2, [r3, #4]
   83bfc:	68a6      	ldr	r6, [r4, #8]
   83bfe:	f042 0201 	orr.w	r2, r2, #1
   83c02:	60f1      	str	r1, [r6, #12]
   83c04:	4628      	mov	r0, r5
   83c06:	608e      	str	r6, [r1, #8]
   83c08:	605a      	str	r2, [r3, #4]
   83c0a:	f000 f9df 	bl	83fcc <__malloc_unlock>
   83c0e:	3408      	adds	r4, #8
   83c10:	4620      	mov	r0, r4
   83c12:	b003      	add	sp, #12
   83c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c18:	2400      	movs	r4, #0
   83c1a:	230c      	movs	r3, #12
   83c1c:	4620      	mov	r0, r4
   83c1e:	602b      	str	r3, [r5, #0]
   83c20:	b003      	add	sp, #12
   83c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c26:	2040      	movs	r0, #64	; 0x40
   83c28:	f44f 7100 	mov.w	r1, #512	; 0x200
   83c2c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83c30:	e74a      	b.n	83ac8 <_malloc_r+0x44>
   83c32:	4423      	add	r3, r4
   83c34:	685a      	ldr	r2, [r3, #4]
   83c36:	68e1      	ldr	r1, [r4, #12]
   83c38:	e7e0      	b.n	83bfc <_malloc_r+0x178>
   83c3a:	4423      	add	r3, r4
   83c3c:	685a      	ldr	r2, [r3, #4]
   83c3e:	4628      	mov	r0, r5
   83c40:	f042 0201 	orr.w	r2, r2, #1
   83c44:	605a      	str	r2, [r3, #4]
   83c46:	3408      	adds	r4, #8
   83c48:	f000 f9c0 	bl	83fcc <__malloc_unlock>
   83c4c:	4620      	mov	r0, r4
   83c4e:	b003      	add	sp, #12
   83c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c54:	68bc      	ldr	r4, [r7, #8]
   83c56:	6863      	ldr	r3, [r4, #4]
   83c58:	f023 0803 	bic.w	r8, r3, #3
   83c5c:	45b0      	cmp	r8, r6
   83c5e:	d304      	bcc.n	83c6a <_malloc_r+0x1e6>
   83c60:	eba8 0306 	sub.w	r3, r8, r6
   83c64:	2b0f      	cmp	r3, #15
   83c66:	f300 8085 	bgt.w	83d74 <_malloc_r+0x2f0>
   83c6a:	f8df 9158 	ldr.w	r9, [pc, #344]	; 83dc4 <_malloc_r+0x340>
   83c6e:	4b50      	ldr	r3, [pc, #320]	; (83db0 <_malloc_r+0x32c>)
   83c70:	f8d9 2000 	ldr.w	r2, [r9]
   83c74:	681b      	ldr	r3, [r3, #0]
   83c76:	3201      	adds	r2, #1
   83c78:	4433      	add	r3, r6
   83c7a:	eb04 0a08 	add.w	sl, r4, r8
   83c7e:	f000 8154 	beq.w	83f2a <_malloc_r+0x4a6>
   83c82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83c86:	330f      	adds	r3, #15
   83c88:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83c8c:	f02b 0b0f 	bic.w	fp, fp, #15
   83c90:	4659      	mov	r1, fp
   83c92:	4628      	mov	r0, r5
   83c94:	f000 f99c 	bl	83fd0 <_sbrk_r>
   83c98:	1c41      	adds	r1, r0, #1
   83c9a:	4602      	mov	r2, r0
   83c9c:	f000 80fb 	beq.w	83e96 <_malloc_r+0x412>
   83ca0:	4582      	cmp	sl, r0
   83ca2:	f200 80f6 	bhi.w	83e92 <_malloc_r+0x40e>
   83ca6:	4b43      	ldr	r3, [pc, #268]	; (83db4 <_malloc_r+0x330>)
   83ca8:	6819      	ldr	r1, [r3, #0]
   83caa:	4459      	add	r1, fp
   83cac:	6019      	str	r1, [r3, #0]
   83cae:	f000 814c 	beq.w	83f4a <_malloc_r+0x4c6>
   83cb2:	f8d9 0000 	ldr.w	r0, [r9]
   83cb6:	3001      	adds	r0, #1
   83cb8:	bf1b      	ittet	ne
   83cba:	eba2 0a0a 	subne.w	sl, r2, sl
   83cbe:	4451      	addne	r1, sl
   83cc0:	f8c9 2000 	streq.w	r2, [r9]
   83cc4:	6019      	strne	r1, [r3, #0]
   83cc6:	f012 0107 	ands.w	r1, r2, #7
   83cca:	f000 8114 	beq.w	83ef6 <_malloc_r+0x472>
   83cce:	f1c1 0008 	rsb	r0, r1, #8
   83cd2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83cd6:	4402      	add	r2, r0
   83cd8:	3108      	adds	r1, #8
   83cda:	eb02 090b 	add.w	r9, r2, fp
   83cde:	f3c9 090b 	ubfx	r9, r9, #0, #12
   83ce2:	eba1 0909 	sub.w	r9, r1, r9
   83ce6:	4649      	mov	r1, r9
   83ce8:	4628      	mov	r0, r5
   83cea:	9301      	str	r3, [sp, #4]
   83cec:	9200      	str	r2, [sp, #0]
   83cee:	f000 f96f 	bl	83fd0 <_sbrk_r>
   83cf2:	1c43      	adds	r3, r0, #1
   83cf4:	e89d 000c 	ldmia.w	sp, {r2, r3}
   83cf8:	f000 8142 	beq.w	83f80 <_malloc_r+0x4fc>
   83cfc:	1a80      	subs	r0, r0, r2
   83cfe:	4448      	add	r0, r9
   83d00:	f040 0001 	orr.w	r0, r0, #1
   83d04:	6819      	ldr	r1, [r3, #0]
   83d06:	42bc      	cmp	r4, r7
   83d08:	4449      	add	r1, r9
   83d0a:	60ba      	str	r2, [r7, #8]
   83d0c:	6019      	str	r1, [r3, #0]
   83d0e:	6050      	str	r0, [r2, #4]
   83d10:	d017      	beq.n	83d42 <_malloc_r+0x2be>
   83d12:	f1b8 0f0f 	cmp.w	r8, #15
   83d16:	f240 80fa 	bls.w	83f0e <_malloc_r+0x48a>
   83d1a:	f04f 0c05 	mov.w	ip, #5
   83d1e:	6862      	ldr	r2, [r4, #4]
   83d20:	f1a8 000c 	sub.w	r0, r8, #12
   83d24:	f020 0007 	bic.w	r0, r0, #7
   83d28:	f002 0201 	and.w	r2, r2, #1
   83d2c:	eb04 0e00 	add.w	lr, r4, r0
   83d30:	4302      	orrs	r2, r0
   83d32:	280f      	cmp	r0, #15
   83d34:	6062      	str	r2, [r4, #4]
   83d36:	f8ce c004 	str.w	ip, [lr, #4]
   83d3a:	f8ce c008 	str.w	ip, [lr, #8]
   83d3e:	f200 8116 	bhi.w	83f6e <_malloc_r+0x4ea>
   83d42:	4b1d      	ldr	r3, [pc, #116]	; (83db8 <_malloc_r+0x334>)
   83d44:	68bc      	ldr	r4, [r7, #8]
   83d46:	681a      	ldr	r2, [r3, #0]
   83d48:	4291      	cmp	r1, r2
   83d4a:	bf88      	it	hi
   83d4c:	6019      	strhi	r1, [r3, #0]
   83d4e:	4b1b      	ldr	r3, [pc, #108]	; (83dbc <_malloc_r+0x338>)
   83d50:	681a      	ldr	r2, [r3, #0]
   83d52:	4291      	cmp	r1, r2
   83d54:	6862      	ldr	r2, [r4, #4]
   83d56:	bf88      	it	hi
   83d58:	6019      	strhi	r1, [r3, #0]
   83d5a:	f022 0203 	bic.w	r2, r2, #3
   83d5e:	4296      	cmp	r6, r2
   83d60:	eba2 0306 	sub.w	r3, r2, r6
   83d64:	d801      	bhi.n	83d6a <_malloc_r+0x2e6>
   83d66:	2b0f      	cmp	r3, #15
   83d68:	dc04      	bgt.n	83d74 <_malloc_r+0x2f0>
   83d6a:	4628      	mov	r0, r5
   83d6c:	f000 f92e 	bl	83fcc <__malloc_unlock>
   83d70:	2400      	movs	r4, #0
   83d72:	e74d      	b.n	83c10 <_malloc_r+0x18c>
   83d74:	f046 0201 	orr.w	r2, r6, #1
   83d78:	f043 0301 	orr.w	r3, r3, #1
   83d7c:	4426      	add	r6, r4
   83d7e:	6062      	str	r2, [r4, #4]
   83d80:	4628      	mov	r0, r5
   83d82:	60be      	str	r6, [r7, #8]
   83d84:	3408      	adds	r4, #8
   83d86:	6073      	str	r3, [r6, #4]
   83d88:	f000 f920 	bl	83fcc <__malloc_unlock>
   83d8c:	4620      	mov	r0, r4
   83d8e:	b003      	add	sp, #12
   83d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83d94:	2b14      	cmp	r3, #20
   83d96:	d970      	bls.n	83e7a <_malloc_r+0x3f6>
   83d98:	2b54      	cmp	r3, #84	; 0x54
   83d9a:	f200 80a2 	bhi.w	83ee2 <_malloc_r+0x45e>
   83d9e:	0b33      	lsrs	r3, r6, #12
   83da0:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83da4:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   83da8:	00c1      	lsls	r1, r0, #3
   83daa:	e68d      	b.n	83ac8 <_malloc_r+0x44>
   83dac:	20070560 	.word	0x20070560
   83db0:	200709c0 	.word	0x200709c0
   83db4:	20070990 	.word	0x20070990
   83db8:	200709b8 	.word	0x200709b8
   83dbc:	200709bc 	.word	0x200709bc
   83dc0:	20070568 	.word	0x20070568
   83dc4:	20070968 	.word	0x20070968
   83dc8:	0a5a      	lsrs	r2, r3, #9
   83dca:	2a04      	cmp	r2, #4
   83dcc:	d95b      	bls.n	83e86 <_malloc_r+0x402>
   83dce:	2a14      	cmp	r2, #20
   83dd0:	f200 80ae 	bhi.w	83f30 <_malloc_r+0x4ac>
   83dd4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83dd8:	00c9      	lsls	r1, r1, #3
   83dda:	325b      	adds	r2, #91	; 0x5b
   83ddc:	eb07 0c01 	add.w	ip, r7, r1
   83de0:	5879      	ldr	r1, [r7, r1]
   83de2:	f1ac 0c08 	sub.w	ip, ip, #8
   83de6:	458c      	cmp	ip, r1
   83de8:	f000 8088 	beq.w	83efc <_malloc_r+0x478>
   83dec:	684a      	ldr	r2, [r1, #4]
   83dee:	f022 0203 	bic.w	r2, r2, #3
   83df2:	4293      	cmp	r3, r2
   83df4:	d273      	bcs.n	83ede <_malloc_r+0x45a>
   83df6:	6889      	ldr	r1, [r1, #8]
   83df8:	458c      	cmp	ip, r1
   83dfa:	d1f7      	bne.n	83dec <_malloc_r+0x368>
   83dfc:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83e00:	687a      	ldr	r2, [r7, #4]
   83e02:	60e3      	str	r3, [r4, #12]
   83e04:	f8c4 c008 	str.w	ip, [r4, #8]
   83e08:	609c      	str	r4, [r3, #8]
   83e0a:	f8cc 400c 	str.w	r4, [ip, #12]
   83e0e:	e69e      	b.n	83b4e <_malloc_r+0xca>
   83e10:	f046 0c01 	orr.w	ip, r6, #1
   83e14:	f042 0101 	orr.w	r1, r2, #1
   83e18:	4426      	add	r6, r4
   83e1a:	f8c4 c004 	str.w	ip, [r4, #4]
   83e1e:	4628      	mov	r0, r5
   83e20:	617e      	str	r6, [r7, #20]
   83e22:	613e      	str	r6, [r7, #16]
   83e24:	f8c6 e00c 	str.w	lr, [r6, #12]
   83e28:	f8c6 e008 	str.w	lr, [r6, #8]
   83e2c:	6071      	str	r1, [r6, #4]
   83e2e:	50e2      	str	r2, [r4, r3]
   83e30:	f000 f8cc 	bl	83fcc <__malloc_unlock>
   83e34:	3408      	adds	r4, #8
   83e36:	e6eb      	b.n	83c10 <_malloc_r+0x18c>
   83e38:	687a      	ldr	r2, [r7, #4]
   83e3a:	e688      	b.n	83b4e <_malloc_r+0xca>
   83e3c:	f108 0801 	add.w	r8, r8, #1
   83e40:	f018 0f03 	tst.w	r8, #3
   83e44:	f10c 0c08 	add.w	ip, ip, #8
   83e48:	f47f ae93 	bne.w	83b72 <_malloc_r+0xee>
   83e4c:	e02d      	b.n	83eaa <_malloc_r+0x426>
   83e4e:	68dc      	ldr	r4, [r3, #12]
   83e50:	42a3      	cmp	r3, r4
   83e52:	bf08      	it	eq
   83e54:	3002      	addeq	r0, #2
   83e56:	f43f ae4b 	beq.w	83af0 <_malloc_r+0x6c>
   83e5a:	e6c9      	b.n	83bf0 <_malloc_r+0x16c>
   83e5c:	461c      	mov	r4, r3
   83e5e:	4419      	add	r1, r3
   83e60:	684a      	ldr	r2, [r1, #4]
   83e62:	68db      	ldr	r3, [r3, #12]
   83e64:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83e68:	f042 0201 	orr.w	r2, r2, #1
   83e6c:	604a      	str	r2, [r1, #4]
   83e6e:	4628      	mov	r0, r5
   83e70:	60f3      	str	r3, [r6, #12]
   83e72:	609e      	str	r6, [r3, #8]
   83e74:	f000 f8aa 	bl	83fcc <__malloc_unlock>
   83e78:	e6ca      	b.n	83c10 <_malloc_r+0x18c>
   83e7a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83e7e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83e82:	00c1      	lsls	r1, r0, #3
   83e84:	e620      	b.n	83ac8 <_malloc_r+0x44>
   83e86:	099a      	lsrs	r2, r3, #6
   83e88:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83e8c:	00c9      	lsls	r1, r1, #3
   83e8e:	3238      	adds	r2, #56	; 0x38
   83e90:	e7a4      	b.n	83ddc <_malloc_r+0x358>
   83e92:	42bc      	cmp	r4, r7
   83e94:	d054      	beq.n	83f40 <_malloc_r+0x4bc>
   83e96:	68bc      	ldr	r4, [r7, #8]
   83e98:	6862      	ldr	r2, [r4, #4]
   83e9a:	f022 0203 	bic.w	r2, r2, #3
   83e9e:	e75e      	b.n	83d5e <_malloc_r+0x2da>
   83ea0:	f859 3908 	ldr.w	r3, [r9], #-8
   83ea4:	4599      	cmp	r9, r3
   83ea6:	f040 8086 	bne.w	83fb6 <_malloc_r+0x532>
   83eaa:	f010 0f03 	tst.w	r0, #3
   83eae:	f100 30ff 	add.w	r0, r0, #4294967295
   83eb2:	d1f5      	bne.n	83ea0 <_malloc_r+0x41c>
   83eb4:	687b      	ldr	r3, [r7, #4]
   83eb6:	ea23 0304 	bic.w	r3, r3, r4
   83eba:	607b      	str	r3, [r7, #4]
   83ebc:	0064      	lsls	r4, r4, #1
   83ebe:	429c      	cmp	r4, r3
   83ec0:	f63f aec8 	bhi.w	83c54 <_malloc_r+0x1d0>
   83ec4:	2c00      	cmp	r4, #0
   83ec6:	f43f aec5 	beq.w	83c54 <_malloc_r+0x1d0>
   83eca:	421c      	tst	r4, r3
   83ecc:	4640      	mov	r0, r8
   83ece:	f47f ae4c 	bne.w	83b6a <_malloc_r+0xe6>
   83ed2:	0064      	lsls	r4, r4, #1
   83ed4:	421c      	tst	r4, r3
   83ed6:	f100 0004 	add.w	r0, r0, #4
   83eda:	d0fa      	beq.n	83ed2 <_malloc_r+0x44e>
   83edc:	e645      	b.n	83b6a <_malloc_r+0xe6>
   83ede:	468c      	mov	ip, r1
   83ee0:	e78c      	b.n	83dfc <_malloc_r+0x378>
   83ee2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83ee6:	d815      	bhi.n	83f14 <_malloc_r+0x490>
   83ee8:	0bf3      	lsrs	r3, r6, #15
   83eea:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83eee:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83ef2:	00c1      	lsls	r1, r0, #3
   83ef4:	e5e8      	b.n	83ac8 <_malloc_r+0x44>
   83ef6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83efa:	e6ee      	b.n	83cda <_malloc_r+0x256>
   83efc:	2101      	movs	r1, #1
   83efe:	687b      	ldr	r3, [r7, #4]
   83f00:	1092      	asrs	r2, r2, #2
   83f02:	fa01 f202 	lsl.w	r2, r1, r2
   83f06:	431a      	orrs	r2, r3
   83f08:	607a      	str	r2, [r7, #4]
   83f0a:	4663      	mov	r3, ip
   83f0c:	e779      	b.n	83e02 <_malloc_r+0x37e>
   83f0e:	2301      	movs	r3, #1
   83f10:	6053      	str	r3, [r2, #4]
   83f12:	e72a      	b.n	83d6a <_malloc_r+0x2e6>
   83f14:	f240 5254 	movw	r2, #1364	; 0x554
   83f18:	4293      	cmp	r3, r2
   83f1a:	d822      	bhi.n	83f62 <_malloc_r+0x4de>
   83f1c:	0cb3      	lsrs	r3, r6, #18
   83f1e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83f22:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   83f26:	00c1      	lsls	r1, r0, #3
   83f28:	e5ce      	b.n	83ac8 <_malloc_r+0x44>
   83f2a:	f103 0b10 	add.w	fp, r3, #16
   83f2e:	e6af      	b.n	83c90 <_malloc_r+0x20c>
   83f30:	2a54      	cmp	r2, #84	; 0x54
   83f32:	d829      	bhi.n	83f88 <_malloc_r+0x504>
   83f34:	0b1a      	lsrs	r2, r3, #12
   83f36:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83f3a:	00c9      	lsls	r1, r1, #3
   83f3c:	326e      	adds	r2, #110	; 0x6e
   83f3e:	e74d      	b.n	83ddc <_malloc_r+0x358>
   83f40:	4b20      	ldr	r3, [pc, #128]	; (83fc4 <_malloc_r+0x540>)
   83f42:	6819      	ldr	r1, [r3, #0]
   83f44:	4459      	add	r1, fp
   83f46:	6019      	str	r1, [r3, #0]
   83f48:	e6b3      	b.n	83cb2 <_malloc_r+0x22e>
   83f4a:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83f4e:	2800      	cmp	r0, #0
   83f50:	f47f aeaf 	bne.w	83cb2 <_malloc_r+0x22e>
   83f54:	eb08 030b 	add.w	r3, r8, fp
   83f58:	68ba      	ldr	r2, [r7, #8]
   83f5a:	f043 0301 	orr.w	r3, r3, #1
   83f5e:	6053      	str	r3, [r2, #4]
   83f60:	e6ef      	b.n	83d42 <_malloc_r+0x2be>
   83f62:	207f      	movs	r0, #127	; 0x7f
   83f64:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83f68:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83f6c:	e5ac      	b.n	83ac8 <_malloc_r+0x44>
   83f6e:	f104 0108 	add.w	r1, r4, #8
   83f72:	4628      	mov	r0, r5
   83f74:	9300      	str	r3, [sp, #0]
   83f76:	f000 f8b7 	bl	840e8 <_free_r>
   83f7a:	9b00      	ldr	r3, [sp, #0]
   83f7c:	6819      	ldr	r1, [r3, #0]
   83f7e:	e6e0      	b.n	83d42 <_malloc_r+0x2be>
   83f80:	2001      	movs	r0, #1
   83f82:	f04f 0900 	mov.w	r9, #0
   83f86:	e6bd      	b.n	83d04 <_malloc_r+0x280>
   83f88:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83f8c:	d805      	bhi.n	83f9a <_malloc_r+0x516>
   83f8e:	0bda      	lsrs	r2, r3, #15
   83f90:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83f94:	00c9      	lsls	r1, r1, #3
   83f96:	3277      	adds	r2, #119	; 0x77
   83f98:	e720      	b.n	83ddc <_malloc_r+0x358>
   83f9a:	f240 5154 	movw	r1, #1364	; 0x554
   83f9e:	428a      	cmp	r2, r1
   83fa0:	d805      	bhi.n	83fae <_malloc_r+0x52a>
   83fa2:	0c9a      	lsrs	r2, r3, #18
   83fa4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83fa8:	00c9      	lsls	r1, r1, #3
   83faa:	327c      	adds	r2, #124	; 0x7c
   83fac:	e716      	b.n	83ddc <_malloc_r+0x358>
   83fae:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83fb2:	227e      	movs	r2, #126	; 0x7e
   83fb4:	e712      	b.n	83ddc <_malloc_r+0x358>
   83fb6:	687b      	ldr	r3, [r7, #4]
   83fb8:	e780      	b.n	83ebc <_malloc_r+0x438>
   83fba:	08f0      	lsrs	r0, r6, #3
   83fbc:	f106 0308 	add.w	r3, r6, #8
   83fc0:	e60e      	b.n	83be0 <_malloc_r+0x15c>
   83fc2:	bf00      	nop
   83fc4:	20070990 	.word	0x20070990

00083fc8 <__malloc_lock>:
   83fc8:	4770      	bx	lr
   83fca:	bf00      	nop

00083fcc <__malloc_unlock>:
   83fcc:	4770      	bx	lr
   83fce:	bf00      	nop

00083fd0 <_sbrk_r>:
   83fd0:	b538      	push	{r3, r4, r5, lr}
   83fd2:	2300      	movs	r3, #0
   83fd4:	4c06      	ldr	r4, [pc, #24]	; (83ff0 <_sbrk_r+0x20>)
   83fd6:	4605      	mov	r5, r0
   83fd8:	4608      	mov	r0, r1
   83fda:	6023      	str	r3, [r4, #0]
   83fdc:	f7fc fde0 	bl	80ba0 <_sbrk>
   83fe0:	1c43      	adds	r3, r0, #1
   83fe2:	d000      	beq.n	83fe6 <_sbrk_r+0x16>
   83fe4:	bd38      	pop	{r3, r4, r5, pc}
   83fe6:	6823      	ldr	r3, [r4, #0]
   83fe8:	2b00      	cmp	r3, #0
   83fea:	d0fb      	beq.n	83fe4 <_sbrk_r+0x14>
   83fec:	602b      	str	r3, [r5, #0]
   83fee:	bd38      	pop	{r3, r4, r5, pc}
   83ff0:	2007228c 	.word	0x2007228c

00083ff4 <register_fini>:
   83ff4:	4b02      	ldr	r3, [pc, #8]	; (84000 <register_fini+0xc>)
   83ff6:	b113      	cbz	r3, 83ffe <register_fini+0xa>
   83ff8:	4802      	ldr	r0, [pc, #8]	; (84004 <register_fini+0x10>)
   83ffa:	f000 b805 	b.w	84008 <atexit>
   83ffe:	4770      	bx	lr
   84000:	00000000 	.word	0x00000000
   84004:	00084015 	.word	0x00084015

00084008 <atexit>:
   84008:	2300      	movs	r3, #0
   8400a:	4601      	mov	r1, r0
   8400c:	461a      	mov	r2, r3
   8400e:	4618      	mov	r0, r3
   84010:	f000 b950 	b.w	842b4 <__register_exitproc>

00084014 <__libc_fini_array>:
   84014:	b538      	push	{r3, r4, r5, lr}
   84016:	4c0a      	ldr	r4, [pc, #40]	; (84040 <__libc_fini_array+0x2c>)
   84018:	4d0a      	ldr	r5, [pc, #40]	; (84044 <__libc_fini_array+0x30>)
   8401a:	1b64      	subs	r4, r4, r5
   8401c:	10a4      	asrs	r4, r4, #2
   8401e:	d00a      	beq.n	84036 <__libc_fini_array+0x22>
   84020:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   84024:	3b01      	subs	r3, #1
   84026:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8402a:	3c01      	subs	r4, #1
   8402c:	f855 3904 	ldr.w	r3, [r5], #-4
   84030:	4798      	blx	r3
   84032:	2c00      	cmp	r4, #0
   84034:	d1f9      	bne.n	8402a <__libc_fini_array+0x16>
   84036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8403a:	f000 ba8d 	b.w	84558 <_fini>
   8403e:	bf00      	nop
   84040:	00084568 	.word	0x00084568
   84044:	00084564 	.word	0x00084564

00084048 <_malloc_trim_r>:
   84048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8404a:	460c      	mov	r4, r1
   8404c:	4f23      	ldr	r7, [pc, #140]	; (840dc <_malloc_trim_r+0x94>)
   8404e:	4606      	mov	r6, r0
   84050:	f7ff ffba 	bl	83fc8 <__malloc_lock>
   84054:	68bb      	ldr	r3, [r7, #8]
   84056:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   8405a:	685d      	ldr	r5, [r3, #4]
   8405c:	310f      	adds	r1, #15
   8405e:	f025 0503 	bic.w	r5, r5, #3
   84062:	4429      	add	r1, r5
   84064:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84068:	f021 010f 	bic.w	r1, r1, #15
   8406c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   84070:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   84074:	db07      	blt.n	84086 <_malloc_trim_r+0x3e>
   84076:	2100      	movs	r1, #0
   84078:	4630      	mov	r0, r6
   8407a:	f7ff ffa9 	bl	83fd0 <_sbrk_r>
   8407e:	68bb      	ldr	r3, [r7, #8]
   84080:	442b      	add	r3, r5
   84082:	4298      	cmp	r0, r3
   84084:	d004      	beq.n	84090 <_malloc_trim_r+0x48>
   84086:	4630      	mov	r0, r6
   84088:	f7ff ffa0 	bl	83fcc <__malloc_unlock>
   8408c:	2000      	movs	r0, #0
   8408e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84090:	4261      	negs	r1, r4
   84092:	4630      	mov	r0, r6
   84094:	f7ff ff9c 	bl	83fd0 <_sbrk_r>
   84098:	3001      	adds	r0, #1
   8409a:	d00d      	beq.n	840b8 <_malloc_trim_r+0x70>
   8409c:	4b10      	ldr	r3, [pc, #64]	; (840e0 <_malloc_trim_r+0x98>)
   8409e:	68ba      	ldr	r2, [r7, #8]
   840a0:	6819      	ldr	r1, [r3, #0]
   840a2:	1b2d      	subs	r5, r5, r4
   840a4:	f045 0501 	orr.w	r5, r5, #1
   840a8:	4630      	mov	r0, r6
   840aa:	1b09      	subs	r1, r1, r4
   840ac:	6055      	str	r5, [r2, #4]
   840ae:	6019      	str	r1, [r3, #0]
   840b0:	f7ff ff8c 	bl	83fcc <__malloc_unlock>
   840b4:	2001      	movs	r0, #1
   840b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840b8:	2100      	movs	r1, #0
   840ba:	4630      	mov	r0, r6
   840bc:	f7ff ff88 	bl	83fd0 <_sbrk_r>
   840c0:	68ba      	ldr	r2, [r7, #8]
   840c2:	1a83      	subs	r3, r0, r2
   840c4:	2b0f      	cmp	r3, #15
   840c6:	ddde      	ble.n	84086 <_malloc_trim_r+0x3e>
   840c8:	4c06      	ldr	r4, [pc, #24]	; (840e4 <_malloc_trim_r+0x9c>)
   840ca:	4905      	ldr	r1, [pc, #20]	; (840e0 <_malloc_trim_r+0x98>)
   840cc:	6824      	ldr	r4, [r4, #0]
   840ce:	f043 0301 	orr.w	r3, r3, #1
   840d2:	1b00      	subs	r0, r0, r4
   840d4:	6053      	str	r3, [r2, #4]
   840d6:	6008      	str	r0, [r1, #0]
   840d8:	e7d5      	b.n	84086 <_malloc_trim_r+0x3e>
   840da:	bf00      	nop
   840dc:	20070560 	.word	0x20070560
   840e0:	20070990 	.word	0x20070990
   840e4:	20070968 	.word	0x20070968

000840e8 <_free_r>:
   840e8:	2900      	cmp	r1, #0
   840ea:	d044      	beq.n	84176 <_free_r+0x8e>
   840ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   840f0:	460d      	mov	r5, r1
   840f2:	4680      	mov	r8, r0
   840f4:	f7ff ff68 	bl	83fc8 <__malloc_lock>
   840f8:	f855 7c04 	ldr.w	r7, [r5, #-4]
   840fc:	4969      	ldr	r1, [pc, #420]	; (842a4 <_free_r+0x1bc>)
   840fe:	f1a5 0408 	sub.w	r4, r5, #8
   84102:	f027 0301 	bic.w	r3, r7, #1
   84106:	18e2      	adds	r2, r4, r3
   84108:	688e      	ldr	r6, [r1, #8]
   8410a:	6850      	ldr	r0, [r2, #4]
   8410c:	42b2      	cmp	r2, r6
   8410e:	f020 0003 	bic.w	r0, r0, #3
   84112:	d05e      	beq.n	841d2 <_free_r+0xea>
   84114:	07fe      	lsls	r6, r7, #31
   84116:	6050      	str	r0, [r2, #4]
   84118:	d40b      	bmi.n	84132 <_free_r+0x4a>
   8411a:	f855 7c08 	ldr.w	r7, [r5, #-8]
   8411e:	f101 0e08 	add.w	lr, r1, #8
   84122:	1be4      	subs	r4, r4, r7
   84124:	68a5      	ldr	r5, [r4, #8]
   84126:	443b      	add	r3, r7
   84128:	4575      	cmp	r5, lr
   8412a:	d06d      	beq.n	84208 <_free_r+0x120>
   8412c:	68e7      	ldr	r7, [r4, #12]
   8412e:	60ef      	str	r7, [r5, #12]
   84130:	60bd      	str	r5, [r7, #8]
   84132:	1815      	adds	r5, r2, r0
   84134:	686d      	ldr	r5, [r5, #4]
   84136:	07ed      	lsls	r5, r5, #31
   84138:	d53e      	bpl.n	841b8 <_free_r+0xd0>
   8413a:	f043 0201 	orr.w	r2, r3, #1
   8413e:	6062      	str	r2, [r4, #4]
   84140:	50e3      	str	r3, [r4, r3]
   84142:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   84146:	d217      	bcs.n	84178 <_free_r+0x90>
   84148:	2201      	movs	r2, #1
   8414a:	08db      	lsrs	r3, r3, #3
   8414c:	1098      	asrs	r0, r3, #2
   8414e:	684d      	ldr	r5, [r1, #4]
   84150:	4413      	add	r3, r2
   84152:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   84156:	4082      	lsls	r2, r0
   84158:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   8415c:	432a      	orrs	r2, r5
   8415e:	3808      	subs	r0, #8
   84160:	60e0      	str	r0, [r4, #12]
   84162:	60a7      	str	r7, [r4, #8]
   84164:	604a      	str	r2, [r1, #4]
   84166:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   8416a:	60fc      	str	r4, [r7, #12]
   8416c:	4640      	mov	r0, r8
   8416e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84172:	f7ff bf2b 	b.w	83fcc <__malloc_unlock>
   84176:	4770      	bx	lr
   84178:	0a5a      	lsrs	r2, r3, #9
   8417a:	2a04      	cmp	r2, #4
   8417c:	d852      	bhi.n	84224 <_free_r+0x13c>
   8417e:	099a      	lsrs	r2, r3, #6
   84180:	f102 0739 	add.w	r7, r2, #57	; 0x39
   84184:	00ff      	lsls	r7, r7, #3
   84186:	f102 0538 	add.w	r5, r2, #56	; 0x38
   8418a:	19c8      	adds	r0, r1, r7
   8418c:	59ca      	ldr	r2, [r1, r7]
   8418e:	3808      	subs	r0, #8
   84190:	4290      	cmp	r0, r2
   84192:	d04f      	beq.n	84234 <_free_r+0x14c>
   84194:	6851      	ldr	r1, [r2, #4]
   84196:	f021 0103 	bic.w	r1, r1, #3
   8419a:	428b      	cmp	r3, r1
   8419c:	d232      	bcs.n	84204 <_free_r+0x11c>
   8419e:	6892      	ldr	r2, [r2, #8]
   841a0:	4290      	cmp	r0, r2
   841a2:	d1f7      	bne.n	84194 <_free_r+0xac>
   841a4:	68c3      	ldr	r3, [r0, #12]
   841a6:	60a0      	str	r0, [r4, #8]
   841a8:	60e3      	str	r3, [r4, #12]
   841aa:	609c      	str	r4, [r3, #8]
   841ac:	60c4      	str	r4, [r0, #12]
   841ae:	4640      	mov	r0, r8
   841b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   841b4:	f7ff bf0a 	b.w	83fcc <__malloc_unlock>
   841b8:	6895      	ldr	r5, [r2, #8]
   841ba:	4f3b      	ldr	r7, [pc, #236]	; (842a8 <_free_r+0x1c0>)
   841bc:	4403      	add	r3, r0
   841be:	42bd      	cmp	r5, r7
   841c0:	d040      	beq.n	84244 <_free_r+0x15c>
   841c2:	68d0      	ldr	r0, [r2, #12]
   841c4:	f043 0201 	orr.w	r2, r3, #1
   841c8:	60e8      	str	r0, [r5, #12]
   841ca:	6085      	str	r5, [r0, #8]
   841cc:	6062      	str	r2, [r4, #4]
   841ce:	50e3      	str	r3, [r4, r3]
   841d0:	e7b7      	b.n	84142 <_free_r+0x5a>
   841d2:	07ff      	lsls	r7, r7, #31
   841d4:	4403      	add	r3, r0
   841d6:	d407      	bmi.n	841e8 <_free_r+0x100>
   841d8:	f855 5c08 	ldr.w	r5, [r5, #-8]
   841dc:	1b64      	subs	r4, r4, r5
   841de:	68e2      	ldr	r2, [r4, #12]
   841e0:	68a0      	ldr	r0, [r4, #8]
   841e2:	442b      	add	r3, r5
   841e4:	60c2      	str	r2, [r0, #12]
   841e6:	6090      	str	r0, [r2, #8]
   841e8:	4a30      	ldr	r2, [pc, #192]	; (842ac <_free_r+0x1c4>)
   841ea:	f043 0001 	orr.w	r0, r3, #1
   841ee:	6812      	ldr	r2, [r2, #0]
   841f0:	6060      	str	r0, [r4, #4]
   841f2:	4293      	cmp	r3, r2
   841f4:	608c      	str	r4, [r1, #8]
   841f6:	d3b9      	bcc.n	8416c <_free_r+0x84>
   841f8:	4b2d      	ldr	r3, [pc, #180]	; (842b0 <_free_r+0x1c8>)
   841fa:	4640      	mov	r0, r8
   841fc:	6819      	ldr	r1, [r3, #0]
   841fe:	f7ff ff23 	bl	84048 <_malloc_trim_r>
   84202:	e7b3      	b.n	8416c <_free_r+0x84>
   84204:	4610      	mov	r0, r2
   84206:	e7cd      	b.n	841a4 <_free_r+0xbc>
   84208:	1811      	adds	r1, r2, r0
   8420a:	6849      	ldr	r1, [r1, #4]
   8420c:	07c9      	lsls	r1, r1, #31
   8420e:	d444      	bmi.n	8429a <_free_r+0x1b2>
   84210:	6891      	ldr	r1, [r2, #8]
   84212:	4403      	add	r3, r0
   84214:	68d2      	ldr	r2, [r2, #12]
   84216:	f043 0001 	orr.w	r0, r3, #1
   8421a:	60ca      	str	r2, [r1, #12]
   8421c:	6091      	str	r1, [r2, #8]
   8421e:	6060      	str	r0, [r4, #4]
   84220:	50e3      	str	r3, [r4, r3]
   84222:	e7a3      	b.n	8416c <_free_r+0x84>
   84224:	2a14      	cmp	r2, #20
   84226:	d816      	bhi.n	84256 <_free_r+0x16e>
   84228:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   8422c:	00ff      	lsls	r7, r7, #3
   8422e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   84232:	e7aa      	b.n	8418a <_free_r+0xa2>
   84234:	2301      	movs	r3, #1
   84236:	10aa      	asrs	r2, r5, #2
   84238:	684d      	ldr	r5, [r1, #4]
   8423a:	4093      	lsls	r3, r2
   8423c:	432b      	orrs	r3, r5
   8423e:	604b      	str	r3, [r1, #4]
   84240:	4603      	mov	r3, r0
   84242:	e7b0      	b.n	841a6 <_free_r+0xbe>
   84244:	f043 0201 	orr.w	r2, r3, #1
   84248:	614c      	str	r4, [r1, #20]
   8424a:	610c      	str	r4, [r1, #16]
   8424c:	60e5      	str	r5, [r4, #12]
   8424e:	60a5      	str	r5, [r4, #8]
   84250:	6062      	str	r2, [r4, #4]
   84252:	50e3      	str	r3, [r4, r3]
   84254:	e78a      	b.n	8416c <_free_r+0x84>
   84256:	2a54      	cmp	r2, #84	; 0x54
   84258:	d806      	bhi.n	84268 <_free_r+0x180>
   8425a:	0b1a      	lsrs	r2, r3, #12
   8425c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   84260:	00ff      	lsls	r7, r7, #3
   84262:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   84266:	e790      	b.n	8418a <_free_r+0xa2>
   84268:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8426c:	d806      	bhi.n	8427c <_free_r+0x194>
   8426e:	0bda      	lsrs	r2, r3, #15
   84270:	f102 0778 	add.w	r7, r2, #120	; 0x78
   84274:	00ff      	lsls	r7, r7, #3
   84276:	f102 0577 	add.w	r5, r2, #119	; 0x77
   8427a:	e786      	b.n	8418a <_free_r+0xa2>
   8427c:	f240 5054 	movw	r0, #1364	; 0x554
   84280:	4282      	cmp	r2, r0
   84282:	d806      	bhi.n	84292 <_free_r+0x1aa>
   84284:	0c9a      	lsrs	r2, r3, #18
   84286:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   8428a:	00ff      	lsls	r7, r7, #3
   8428c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   84290:	e77b      	b.n	8418a <_free_r+0xa2>
   84292:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   84296:	257e      	movs	r5, #126	; 0x7e
   84298:	e777      	b.n	8418a <_free_r+0xa2>
   8429a:	f043 0101 	orr.w	r1, r3, #1
   8429e:	6061      	str	r1, [r4, #4]
   842a0:	6013      	str	r3, [r2, #0]
   842a2:	e763      	b.n	8416c <_free_r+0x84>
   842a4:	20070560 	.word	0x20070560
   842a8:	20070568 	.word	0x20070568
   842ac:	2007096c 	.word	0x2007096c
   842b0:	200709c0 	.word	0x200709c0

000842b4 <__register_exitproc>:
   842b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   842b8:	4c27      	ldr	r4, [pc, #156]	; (84358 <__register_exitproc+0xa4>)
   842ba:	4607      	mov	r7, r0
   842bc:	6826      	ldr	r6, [r4, #0]
   842be:	4688      	mov	r8, r1
   842c0:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   842c4:	4692      	mov	sl, r2
   842c6:	4699      	mov	r9, r3
   842c8:	2c00      	cmp	r4, #0
   842ca:	d03c      	beq.n	84346 <__register_exitproc+0x92>
   842cc:	6865      	ldr	r5, [r4, #4]
   842ce:	2d1f      	cmp	r5, #31
   842d0:	dc1a      	bgt.n	84308 <__register_exitproc+0x54>
   842d2:	f105 0e01 	add.w	lr, r5, #1
   842d6:	b17f      	cbz	r7, 842f8 <__register_exitproc+0x44>
   842d8:	2001      	movs	r0, #1
   842da:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   842de:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   842e2:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
   842e6:	fa00 f205 	lsl.w	r2, r0, r5
   842ea:	4311      	orrs	r1, r2
   842ec:	2f02      	cmp	r7, #2
   842ee:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
   842f2:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   842f6:	d020      	beq.n	8433a <__register_exitproc+0x86>
   842f8:	3502      	adds	r5, #2
   842fa:	f8c4 e004 	str.w	lr, [r4, #4]
   842fe:	2000      	movs	r0, #0
   84300:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
   84304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84308:	4b14      	ldr	r3, [pc, #80]	; (8435c <__register_exitproc+0xa8>)
   8430a:	b30b      	cbz	r3, 84350 <__register_exitproc+0x9c>
   8430c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84310:	f7ff fbb0 	bl	83a74 <malloc>
   84314:	4604      	mov	r4, r0
   84316:	b1d8      	cbz	r0, 84350 <__register_exitproc+0x9c>
   84318:	2000      	movs	r0, #0
   8431a:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
   8431e:	f04f 0e01 	mov.w	lr, #1
   84322:	6060      	str	r0, [r4, #4]
   84324:	6023      	str	r3, [r4, #0]
   84326:	4605      	mov	r5, r0
   84328:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8432c:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   84330:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   84334:	2f00      	cmp	r7, #0
   84336:	d0df      	beq.n	842f8 <__register_exitproc+0x44>
   84338:	e7ce      	b.n	842d8 <__register_exitproc+0x24>
   8433a:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8433e:	431a      	orrs	r2, r3
   84340:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   84344:	e7d8      	b.n	842f8 <__register_exitproc+0x44>
   84346:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8434a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8434e:	e7bd      	b.n	842cc <__register_exitproc+0x18>
   84350:	f04f 30ff 	mov.w	r0, #4294967295
   84354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84358:	00084540 	.word	0x00084540
   8435c:	00083a75 	.word	0x00083a75
   84360:	72727543 	.word	0x72727543
   84364:	43746e65 	.word	0x43746e65
   84368:	6b6e6172 	.word	0x6b6e6172
   8436c:	746f6f54 	.word	0x746f6f54
   84370:	00203a68 	.word	0x00203a68
   84374:	72727543 	.word	0x72727543
   84378:	43746e65 	.word	0x43746e65
   8437c:	6b6e6172 	.word	0x6b6e6172
   84380:	746f6f54 	.word	0x746f6f54
   84384:	756f4368 	.word	0x756f4368
   84388:	7265746e 	.word	0x7265746e
   8438c:	0000203a 	.word	0x0000203a
   84390:	456a6e49 	.word	0x456a6e49
   84394:	746e6576 	.word	0x746e6576
   84398:	746f6f54 	.word	0x746f6f54
   8439c:	46464f68 	.word	0x46464f68
   843a0:	0000203a 	.word	0x0000203a
   843a4:	456a6e49 	.word	0x456a6e49
   843a8:	746e6576 	.word	0x746e6576
   843ac:	746f6f54 	.word	0x746f6f54
   843b0:	3a4e4f68 	.word	0x3a4e4f68
   843b4:	00000020 	.word	0x00000020
   843b8:	664f724e 	.word	0x664f724e
   843bc:	7373694d 	.word	0x7373694d
   843c0:	54676e69 	.word	0x54676e69
   843c4:	68746565 	.word	0x68746565
   843c8:	45744173 	.word	0x45744173
   843cc:	746e6576 	.word	0x746e6576
   843d0:	3a46464f 	.word	0x3a46464f
   843d4:	00000020 	.word	0x00000020
   843d8:	664f724e 	.word	0x664f724e
   843dc:	7373694d 	.word	0x7373694d
   843e0:	54676e69 	.word	0x54676e69
   843e4:	68746565 	.word	0x68746565
   843e8:	45744173 	.word	0x45744173
   843ec:	746e6576 	.word	0x746e6576
   843f0:	203a4e4f 	.word	0x203a4e4f
   843f4:	00000000 	.word	0x00000000
   843f8:	46697754 	.word	0x46697754
   843fc:	746c7561 	.word	0x746c7561
   84400:	0000203a 	.word	0x0000203a
   84404:	52504545 	.word	0x52504545
   84408:	46204d4f 	.word	0x46204d4f
   8440c:	746c7561 	.word	0x746c7561
   84410:	00000000 	.word	0x00000000
   84414:	00313030 	.word	0x00313030
   84418:	68745552 	.word	0x68745552
   8441c:	7373656c 	.word	0x7373656c
   84420:	2e315620 	.word	0x2e315620
   84424:	6f462030 	.word	0x6f462030
   84428:	6c756d72 	.word	0x6c756d72
   8442c:	74532061 	.word	0x74532061
   84430:	6e656475 	.word	0x6e656475
   84434:	30322074 	.word	0x30322074
   84438:	00003731 	.word	0x00003731
   8443c:	65657073 	.word	0x65657073
   84440:	6e697564 	.word	0x6e697564
   84444:	0000006f 	.word	0x0000006f
   84448:	2050414d 	.word	0x2050414d
   8444c:	68676948 	.word	0x68676948
   84450:	0000203a 	.word	0x0000203a
   84454:	2050414d 	.word	0x2050414d
   84458:	3a776f4c 	.word	0x3a776f4c
   8445c:	00000020 	.word	0x00000020
   84460:	20535054 	.word	0x20535054
   84464:	68676948 	.word	0x68676948
   84468:	0000203a 	.word	0x0000203a
   8446c:	20535054 	.word	0x20535054
   84470:	3a776f4c 	.word	0x3a776f4c
   84474:	00000020 	.word	0x00000020
   84478:	3a544c43 	.word	0x3a544c43
   8447c:	00000020 	.word	0x00000020
   84480:	3a544149 	.word	0x3a544149
   84484:	00000020 	.word	0x00000020
   84488:	3a524641 	.word	0x3a524641
   8448c:	00000020 	.word	0x00000020
   84490:	3a50414d 	.word	0x3a50414d
   84494:	00000020 	.word	0x00000020
   84498:	3a535054 	.word	0x3a535054
   8449c:	00000020 	.word	0x00000020
   844a0:	3a4d5052 	.word	0x3a4d5052
   844a4:	00000020 	.word	0x00000020
   844a8:	46495754 	.word	0x46495754
   844ac:	746c7561 	.word	0x746c7561
   844b0:	0000203a 	.word	0x0000203a
   844b4:	6c657546 	.word	0x6c657546
   844b8:	6e6f4320 	.word	0x6e6f4320
   844bc:	203a7473 	.word	0x203a7473
   844c0:	00000000 	.word	0x00000000
   844c4:	65746641 	.word	0x65746641
   844c8:	61745372 	.word	0x61745372
   844cc:	6e457472 	.word	0x6e457472
   844d0:	68636972 	.word	0x68636972
   844d4:	3a746350 	.word	0x3a746350
   844d8:	00000020 	.word	0x00000020
   844dc:	65746641 	.word	0x65746641
   844e0:	61745372 	.word	0x61745372
   844e4:	6e457472 	.word	0x6e457472
   844e8:	68636972 	.word	0x68636972
   844ec:	6c637943 	.word	0x6c637943
   844f0:	203a7365 	.word	0x203a7365
   844f4:	00000000 	.word	0x00000000
   844f8:	6c6c696d 	.word	0x6c6c696d
   844fc:	203a7369 	.word	0x203a7369
   84500:	00000000 	.word	0x00000000
   84504:	4f525245 	.word	0x4f525245
   84508:	61632052 	.word	0x61632052
   8450c:	7262696c 	.word	0x7262696c
   84510:	6f697461 	.word	0x6f697461
   84514:	6576206e 	.word	0x6576206e
   84518:	726f7463 	.word	0x726f7463
   8451c:	00000000 	.word	0x00000000
   84520:	07050604 	.word	0x07050604
   84524:	00050c00 	.word	0x00050c00
   84528:	74696e49 	.word	0x74696e49
   8452c:	67656220 	.word	0x67656220
   84530:	00006e69 	.word	0x00006e69
   84534:	74696e49 	.word	0x74696e49
   84538:	6e6f6420 	.word	0x6e6f6420
   8453c:	00000065 	.word	0x00000065

00084540 <_global_impure_ptr>:
   84540:	20070138                                8.. 

00084544 <_init>:
   84544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84546:	bf00      	nop
   84548:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8454a:	bc08      	pop	{r3}
   8454c:	469e      	mov	lr, r3
   8454e:	4770      	bx	lr

00084550 <__init_array_start>:
   84550:	00083ff5 	.word	0x00083ff5

00084554 <__frame_dummy_init_array_entry>:
   84554:	00080119                                ....

00084558 <_fini>:
   84558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8455a:	bf00      	nop
   8455c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8455e:	bc08      	pop	{r3}
   84560:	469e      	mov	lr, r3
   84562:	4770      	bx	lr

00084564 <__fini_array_start>:
   84564:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <_impure_ptr>:
20070130:	20070138 00000000                       8.. ....

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__malloc_av_>:
	...
20070568:	20070560 20070560 20070568 20070568     `.. `.. h.. h.. 
20070578:	20070570 20070570 20070578 20070578     p.. p.. x.. x.. 
20070588:	20070580 20070580 20070588 20070588     ... ... ... ... 
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 

20070968 <__malloc_sbrk_base>:
20070968:	ffffffff                                ....

2007096c <__malloc_trim_threshold>:
2007096c:	00020000                                ....
