+------------------------------------------------------------------------+
|                    ICV_Compare LVS Comparison Report                   |
+------------------------------------------------------------------------+

ICV_Compare (R) Hierarchical Layout Vs. Schematic
	SUSE.64 Release I-2013.12.SP2.HF3.4003 2014/04/28
Copyright (C) Synopsys, Inc. All rights reserved.


--------------------------------------------------------------------------
LVS error file     = c73p1rfshdxrom2048x16hb4img100.LVS_ERRORS
Layout error file  = c73p1rfshdxrom2048x16hb4img100.LAYOUT_ERRORS
Schematic netlist  = c73p1rfshdxrom2048x16hb4img100.py
Layout netlist     = /tmp/localdisk/std73_B0_anshulip/anshulip.c73p1rfshdxrom2048x16hb4img100.trclvs.iss/c73p1rfshdxrom2048x16hb4img100.net
Runset file        = /nfs/site/proj/socenv/cents/common/proj_tools/issrunsets1273/p1273_v1.0.1_ldi_02_jan25upd/PXL/1273/p1273dx_LVScompare.rs
Working directory  = /tmp/localdisk/std73_B0_anshulip/anshulip.c73p1rfshdxrom2048x16hb4img100.trclvs.iss
Compare directory  = run_details/compare
Compare start time = 2016-03-03 10:29:38



--------------------------------------------------------------------------
Final comparison result:PASS

			#####   ##   ##### #####
			#   #  #  #  #     #    
			##### ###### ##### #####
			#     #    #     #     #
			#     #    # ##### #####


TOP equivalence point:
		[C73P1RFSHDXROM2048X16HB4IMG100, C73P1RFSHDXROM2048X16HB4IMG100]

Comparison summary

    45 successful equivalencies
     0 failed equivalencies

Schematic and layout agree at all user-intended equivalent points involved
in compare.


--------------------------------------------------------------------------
The following user-intended equivalence point(s) are invalid;

 - Schematic cell not defined.
   Layout cell not defined.
   	[D8XSRCPRTGUVM2C, D8XSRCPRTGUVM2C]
	[D8XSRCPRTGUVM2B, D8XSRCPRTGUVM2B]
	[D8XSRCPRTGUVM2A, D8XSRCPRTGUVM2A]
	[D8XSRTCNUVM2VTUN, D8XSRTCNUVM2VTUN]

--------------------------------------------------------------------------
The following user-intended equivalence pair(s) are invalid only for certain equiv cell instances:

- Instance counts of child equiv cells are unequal between schematic and layout
	[C73P1RFSHDXROM2048X16HB4IMG100_DA9BFN00XWSB0, C73P1RFSHDXROM2048X16HB4IMG100_DA9BFN00XWSB0]
		inside [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_WLDRVGAP, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_WLDRVGAP]

	[C73P1RFSHDXROM2048X16HB4IMG100_DA9INN00XWSC0, C73P1RFSHDXROM2048X16HB4IMG100_DA9INN00XWSC0]
		inside [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_BITSLICEARRAY32V2BIT0, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_BITSLICEARRAYBIT032V2]
		       [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_BITGAP, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_BITGAP30DG]
		       [C73P1RFSHDXROM2048X16HB4IMG100, C73P1RFSHDXROM2048X16HB4IMG100]
		       [C73P1RFSHDXROM2048X16HB4IMG100_BITBUNDLE, C73P1RFSHDXROM2048X16HB4IMG100_BITSLICE]

	[C73P1RFSHDXROM2048X16HB4IMG100_DA9NAN02XWSD0, C73P1RFSHDXROM2048X16HB4IMG100_DA9NAN02XWSD0]
		inside [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_WLDRVGAP, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_WLDRVGAP]

	[C73P1RFSHDXROM2048X16HB4IMG100_DA9INN00XWSG0, C73P1RFSHDXROM2048X16HB4IMG100_DA9INN00XWSG0]
		inside [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_WLDRVGAP, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_WLDRVGAP]

	[C73P1RFSHDXROM2048X16HB4IMG100_DA9INN00XWSB0, C73P1RFSHDXROM2048X16HB4IMG100_DA9INN00XWSB0]
		inside [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_BITSLICEARRAY32V2BIT0, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_BITSLICEARRAYBIT032V2]
		       [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_BITGAP, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_BITGAP30DG]
		       [C73P1RFSHDXROM2048X16HB4IMG100, C73P1RFSHDXROM2048X16HB4IMG100]
		       [C73P1RFSHDXROM2048X16HB4IMG100_BITBUNDLE, C73P1RFSHDXROM2048X16HB4IMG100_BITSLICE]
		       [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_GBLPCHG, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_GBLPCHG]

	[C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_RWLINV4G, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_RWLINV4G]
		inside [C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_WLDRVX4V2, C73P1RFSHDXROM2048X16HB4IMG100_C73P4HDXROM_WLDRVX4V2]


End of LVS comparison report
