;;! target = "riscv64"
;;! test = "compile"
;;! flags = " -C cranelift-enable-heap-access-spectre-mitigation -O static-memory-forced -O static-memory-guard-size=0 -O dynamic-memory-guard-size=0"

;; !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
;; !!! GENERATED BY 'make-load-store-tests.sh' DO NOT EDIT !!!
;; !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

(module
  (memory i32 1)

  (func (export "do_store") (param i32 i32)
    local.get 0
    local.get 1
    i32.store offset=0x1000)

  (func (export "do_load") (param i32) (result i32)
    local.get 0
    i32.load offset=0x1000))

;; wasm[0]::function[0]:
;;    0: addi    sp, sp, -0x10
;;    4: sd      ra, 8(sp)
;;    8: sd      s0, 0(sp)
;;    c: mv      s0, sp
;;   10: slli    a4, a2, 0x20
;;   14: srli    a1, a4, 0x20
;;   18: lui     a4, 0x40000
;;   1c: addi    a5, a4, -0x401
;;   20: slli    a2, a5, 2
;;   24: sltu    a5, a2, a1
;;   28: ld      a0, 0x50(a0)
;;   2c: add     a0, a0, a1
;;   30: lui     a1, 1
;;   34: add     a0, a0, a1
;;   38: neg     a4, a5
;;   3c: not     a5, a4
;;   40: and     a1, a0, a5
;;   44: sw      a3, 0(a1)
;;   48: ld      ra, 8(sp)
;;   4c: ld      s0, 0(sp)
;;   50: addi    sp, sp, 0x10
;;   54: ret
;;
;; wasm[0]::function[1]:
;;   58: addi    sp, sp, -0x10
;;   5c: sd      ra, 8(sp)
;;   60: sd      s0, 0(sp)
;;   64: mv      s0, sp
;;   68: slli    a4, a2, 0x20
;;   6c: srli    a1, a4, 0x20
;;   70: lui     a3, 0x40000
;;   74: addi    a5, a3, -0x401
;;   78: slli    a2, a5, 2
;;   7c: sltu    a5, a2, a1
;;   80: ld      a0, 0x50(a0)
;;   84: add     a0, a0, a1
;;   88: lui     a1, 1
;;   8c: add     a0, a0, a1
;;   90: neg     a3, a5
;;   94: not     a5, a3
;;   98: and     a1, a0, a5
;;   9c: lw      a0, 0(a1)
;;   a0: ld      ra, 8(sp)
;;   a4: ld      s0, 0(sp)
;;   a8: addi    sp, sp, 0x10
;;   ac: ret
