{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610010095122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610010095126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 17:01:35 2021 " "Processing started: Thu Jan 07 17:01:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610010095126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010095126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010095126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610010095876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610010095876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 final_toplevel.sv(6) " "Verilog HDL Declaration information at final_toplevel.sv(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 final_toplevel.sv(7) " "Verilog HDL Declaration information at final_toplevel.sv(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 final_toplevel.sv(8) " "Verilog HDL Declaration information at final_toplevel.sv(8): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 final_toplevel.sv(9) " "Verilog HDL Declaration information at final_toplevel.sv(9): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 final_toplevel.sv(10) " "Verilog HDL Declaration information at final_toplevel.sv(10): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 final_toplevel.sv(11) " "Verilog HDL Declaration information at final_toplevel.sv(11): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 final_toplevel.sv(12) " "Verilog HDL Declaration information at final_toplevel.sv(12): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 final_toplevel.sv(13) " "Verilog HDL Declaration information at final_toplevel.sv(13): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "config_done CONFIG_DONE final_toplevel.sv(87) " "Verilog HDL Declaration information at final_toplevel.sv(87): object \"config_done\" differs only in case from object \"CONFIG_DONE\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inference INFERENCE final_toplevel.sv(95) " "Verilog HDL Declaration information at final_toplevel.sv(95): object \"inference\" differs only in case from object \"INFERENCE\" in the same scope" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_toplevel " "Found entity 1: final_toplevel" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/final_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/final_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc " "Found entity 1: final_soc" {  } { { "final_soc/synthesis/final_soc.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/final_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_irq_mapper " "Found entity 1: final_soc_irq_mapper" {  } { { "final_soc/synthesis/submodules/final_soc_irq_mapper.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0 " "Found entity 1: final_soc_mm_interconnect_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_soc_mm_interconnect_0_rsp_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102459 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_soc_mm_interconnect_0_rsp_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_soc_mm_interconnect_0_cmd_mux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_soc_mm_interconnect_0_cmd_demux" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102466 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router_002 " "Found entity 2: final_soc_mm_interconnect_0_router_002" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_soc_mm_interconnect_0_router_default_decode" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102468 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_mm_interconnect_0_router " "Found entity 2: final_soc_mm_interconnect_0_router" {  } { { "final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sysid " "Found entity 1: final_soc_sysid" {  } { { "final_soc/synthesis/submodules/final_soc_sysid.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_soc/synthesis/submodules/final_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_soc_sdram_pll_dffpipe_l2c" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102484 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_soc_sdram_pll_stdsync_sv6" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102484 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_soc_sdram_pll_altpll_lqa2" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102484 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_sdram_pll " "Found entity 4: final_soc_sdram_pll" {  } { { "final_soc/synthesis/submodules/final_soc_sdram_pll.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_soc/synthesis/submodules/final_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_sdram_input_efifo_module " "Found entity 1: final_soc_sdram_input_efifo_module" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102487 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_sdram " "Found entity 2: final_soc_sdram" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_res_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_res_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_res_0 " "Found entity 1: final_soc_res_0" {  } { { "final_soc/synthesis/submodules/final_soc_res_0.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_res_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_onchip_memory2_0 " "Found entity 1: final_soc_onchip_memory2_0" {  } { { "final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0 " "Found entity 1: final_soc_nios2_gen2_0" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_soc_nios2_gen2_0_cpu " "Found entity 21: final_soc_nios2_gen2_0_cpu" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_soc_nios2_gen2_0_cpu_test_bench" {  } { { "final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_soc/synthesis/submodules/final_soc_inference.v 1 1 " "Found 1 design units, including 1 entities, in source file final_soc/synthesis/submodules/final_soc_inference.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_soc_inference " "Found entity 1: final_soc_inference" {  } { { "final_soc/synthesis/submodules/final_soc_inference.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_inference.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clock " "Found entity 1: vga_clock" {  } { { "vga_clock.v" "" { Text "D:/Projects/Github/ECE385final_CNN/vga_clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dual_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_dual_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dual_port " "Found entity 1: ram_dual_port" {  } { { "ram_dual_port.v" "" { Text "D:/Projects/Github/ECE385final_CNN/ram_dual_port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102525 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1610010102526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.sv 1 1 " "Found 1 design units, including 1 entities, in source file max.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max " "Found entity 1: max" {  } { { "max.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/max.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera/ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera/ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "camera/ov7670_registers.vhd" "" { Text "D:/Projects/Github/ECE385final_CNN/camera/ov7670_registers.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102940 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "camera/ov7670_registers.vhd" "" { Text "D:/Projects/Github/ECE385final_CNN/camera/ov7670_registers.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera/ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera/ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "camera/ov7670_controller.vhd" "" { Text "D:/Projects/Github/ECE385final_CNN/camera/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102942 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "camera/ov7670_controller.vhd" "" { Text "D:/Projects/Github/ECE385final_CNN/camera/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera/i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camera/i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "camera/i2c_sender.vhd" "" { Text "D:/Projects/Github/ECE385final_CNN/camera/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102943 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "camera/i2c_sender.vhd" "" { Text "D:/Projects/Github/ECE385final_CNN/camera/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera/ov7670_capture.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera/ov7670_capture.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "camera/ov7670_capture.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/camera/ov7670_capture.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read " "Found entity 1: camera_read" {  } { { "camera_read.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/camera_read.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_configure.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_configure.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_configure " "Found entity 1: camera_configure" {  } { { "camera_configure.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/camera_configure.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_config_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_config_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config_rom " "Found entity 1: OV7670_config_rom" {  } { { "OV7670_config_rom.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/OV7670_config_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config " "Found entity 1: OV7670_config" {  } { { "OV7670_config.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/OV7670_config.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file sccb_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_interface " "Found entity 1: SCCB_interface" {  } { { "SCCB_interface.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/SCCB_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb2gray.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb2gray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2gray " "Found entity 1: rgb2gray" {  } { { "rgb2gray.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/rgb2gray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/framebuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_generator " "Found entity 1: address_generator" {  } { { "address_generator.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/address_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel_1x5x5.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel_1x5x5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_1x5x5 " "Found entity 1: kernel_1x5x5" {  } { { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102965 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "maxpool_testbench.sv " "Can't analyze file -- file maxpool_testbench.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1610010102967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "retrieve_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file retrieve_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Retrieve_Data " "Found entity 1: Retrieve_Data" {  } { { "Retrieve_Data.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Retrieve_Data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s1 S1 LeNet.sv(138) " "Verilog HDL Declaration information at LeNet.sv(138): object \"s1\" differs only in case from object \"S1\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s2 S2 LeNet.sv(171) " "Verilog HDL Declaration information at LeNet.sv(171): object \"s2\" differs only in case from object \"S2\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f4 F4 LeNet.sv(217) " "Verilog HDL Declaration information at LeNet.sv(217): object \"f4\" differs only in case from object \"F4\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 217 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f5 F5 LeNet.sv(240) " "Verilog HDL Declaration information at LeNet.sv(240): object \"f5\" differs only in case from object \"F5\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inference INFERENCE LeNet.sv(9) " "Verilog HDL Declaration information at LeNet.sv(9): object \"inference\" differs only in case from object \"INFERENCE\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE LeNet.sv(7) " "Verilog HDL Declaration information at LeNet.sv(7): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010102970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lenet.sv 1 1 " "Found 1 design units, including 1 entities, in source file lenet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeNet " "Found entity 1: LeNet" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/sample_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/sample_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sample_data_ram " "Found entity 1: sample_data_ram" {  } { { "ram/sample_data_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/sample_data_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/intermediate_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/intermediate_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intermediate_ram " "Found entity 1: intermediate_ram" {  } { { "ram/intermediate_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/intermediate_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c1_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c1_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c1_weight_ram " "Found entity 1: c1_weight_ram" {  } { { "ram/c1_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c1_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c1_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c1_bias_ram " "Found entity 1: c1_bias_ram" {  } { { "ram/c1_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c2_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c2_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c2_weight_ram " "Found entity 1: c2_weight_ram" {  } { { "ram/c2_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c2_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c2_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c2_bias_ram " "Found entity 1: c2_bias_ram" {  } { { "ram/c2_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_1 " "Found entity 1: convolution_1" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pooling_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file pooling_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pooling_1 " "Found entity 1: pooling_1" {  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_2 " "Found entity 1: convolution_2" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pooling_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pooling_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pooling_2 " "Found entity 1: pooling_2" {  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_3 " "Found entity 1: convolution_3" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullyconnect_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file fullyconnect_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullyconnect_4 " "Found entity 1: fullyconnect_4" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010102999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010102999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullyconnect_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file fullyconnect_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullyconnect_5 " "Found entity 1: fullyconnect_5" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE find_max.sv(5) " "Verilog HDL Declaration information at find_max.sv(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "find_max.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/find_max.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610010103002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "find_max.sv 1 1 " "Found 1 design units, including 1 entities, in source file find_max.sv" { { "Info" "ISGN_ENTITY_NAME" "1 find_max " "Found entity 1: find_max" {  } { { "find_max.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/find_max.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c3_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c3_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c3_weight_ram " "Found entity 1: c3_weight_ram" {  } { { "ram/c3_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c3_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/c3_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/c3_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 c3_bias_ram " "Found entity 1: c3_bias_ram" {  } { { "ram/c3_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c3_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/f4_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/f4_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f4_weight_ram " "Found entity 1: f4_weight_ram" {  } { { "ram/f4_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f4_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/f4_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/f4_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f4_bias_ram " "Found entity 1: f4_bias_ram" {  } { { "ram/f4_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f4_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/f5_weight_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/f5_weight_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f5_weight_ram " "Found entity 1: f5_weight_ram" {  } { { "ram/f5_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_weight_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/f5_bias_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/f5_bias_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f5_bias_ram " "Found entity 1: f5_bias_ram" {  } { { "ram/f5_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_bias_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/background_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram/background_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_ram " "Found entity 1: background_ram" {  } { { "ram/background_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/background_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103018 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(318) " "Verilog HDL or VHDL warning at final_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1610010103043 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(328) " "Verilog HDL or VHDL warning at final_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1610010103043 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(338) " "Verilog HDL or VHDL warning at final_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1610010103043 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_soc_sdram.v(682) " "Verilog HDL or VHDL warning at final_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_soc/synthesis/submodules/final_soc_sdram.v" "" { Text "D:/Projects/Github/ECE385final_CNN/final_soc/synthesis/submodules/final_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1610010103044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_toplevel " "Elaborating entity \"final_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610010103414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_start final_toplevel.sv(87) " "Verilog HDL or VHDL warning at final_toplevel.sv(87): object \"config_start\" assigned a value but never read" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610010103417 "|final_toplevel"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "final_toplevel.sv(337) " "Verilog HDL Case Statement information at final_toplevel.sv(337): all case item expressions in this case statement are onehot" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 337 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010103422 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..2\] final_toplevel.sv(4) " "Output port \"LEDG\[7..2\]\" at final_toplevel.sv(4) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] final_toplevel.sv(5) " "Output port \"LEDR\[17..1\]\" at final_toplevel.sv(5) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR final_toplevel.sv(14) " "Output port \"DRAM_ADDR\" at final_toplevel.sv(14) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA final_toplevel.sv(15) " "Output port \"DRAM_BA\" at final_toplevel.sv(15) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM final_toplevel.sv(20) " "Output port \"DRAM_DQM\" at final_toplevel.sv(20) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N final_toplevel.sv(16) " "Output port \"DRAM_CAS_N\" at final_toplevel.sv(16) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE final_toplevel.sv(17) " "Output port \"DRAM_CKE\" at final_toplevel.sv(17) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N final_toplevel.sv(18) " "Output port \"DRAM_CS_N\" at final_toplevel.sv(18) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N final_toplevel.sv(21) " "Output port \"DRAM_RAS_N\" at final_toplevel.sv(21) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103423 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N final_toplevel.sv(22) " "Output port \"DRAM_WE_N\" at final_toplevel.sv(22) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103424 "|final_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK final_toplevel.sv(23) " "Output port \"DRAM_CLK\" at final_toplevel.sv(23) has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1610010103424 "|final_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clock vga_clock:inst_vgaclk " "Elaborating entity \"vga_clock\" for hierarchy \"vga_clock:inst_vgaclk\"" {  } { { "final_toplevel.sv" "inst_vgaclk" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clock:inst_vgaclk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clock:inst_vgaclk\|altpll:altpll_component\"" {  } { { "vga_clock.v" "altpll_component" { Text "D:/Projects/Github/ECE385final_CNN/vga_clock.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clock:inst_vgaclk\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clock:inst_vgaclk\|altpll:altpll_component\"" {  } { { "vga_clock.v" "" { Text "D:/Projects/Github/ECE385final_CNN/vga_clock.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clock:inst_vgaclk\|altpll:altpll_component " "Instantiated megafunction \"vga_clock:inst_vgaclk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103529 ""}  } { { "vga_clock.v" "" { Text "D:/Projects/Github/ECE385final_CNN/vga_clock.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010103529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clock_altpll " "Found entity 1: vga_clock_altpll" {  } { { "db/vga_clock_altpll.v" "" { Text "D:/Projects/Github/ECE385final_CNN/db/vga_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clock_altpll vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated " "Elaborating entity \"vga_clock_altpll\" for hierarchy \"vga_clock:inst_vgaclk\|altpll:altpll_component\|vga_clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:inst_configure " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:inst_configure\"" {  } { { "final_toplevel.sv" "inst_configure" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:inst_configure\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:inst_configure\|i2c_sender:Inst_i2c_sender\"" {  } { { "camera/ov7670_controller.vhd" "Inst_i2c_sender" { Text "D:/Projects/Github/ECE385final_CNN/camera/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "camera/ov7670_controller.vhd" "Inst_ov7670_registers" { Text "D:/Projects/Github/ECE385final_CNN/camera/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:cam_read " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:cam_read\"" {  } { { "final_toplevel.sv" "cam_read" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ov7670_capture.sv(31) " "Verilog HDL assignment warning at ov7670_capture.sv(31): truncated value with size 32 to match size of target (17)" {  } { { "camera/ov7670_capture.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/camera/ov7670_capture.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010103598 "|final_toplevel|ov7670_capture:cam_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2gray rgb2gray:rgb_to_grey " "Elaborating entity \"rgb2gray\" for hierarchy \"rgb2gray:rgb_to_grey\"" {  } { { "final_toplevel.sv" "rgb_to_grey" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R rgb2gray.sv(5) " "Verilog HDL or VHDL warning at rgb2gray.sv(5): object \"R\" assigned a value but never read" {  } { { "rgb2gray.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/rgb2gray.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610010103600 "|final_toplevel|rgb2gray:rgb_to_grey"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B rgb2gray.sv(5) " "Verilog HDL or VHDL warning at rgb2gray.sv(5): object \"B\" assigned a value but never read" {  } { { "rgb2gray.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/rgb2gray.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610010103600 "|final_toplevel|rgb2gray:rgb_to_grey"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rgb2gray.sv(11) " "Verilog HDL assignment warning at rgb2gray.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "rgb2gray.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/rgb2gray.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010103600 "|final_toplevel|rgb2gray:rgb_to_grey"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer framebuffer:buffer " "Elaborating entity \"framebuffer\" for hierarchy \"framebuffer:buffer\"" {  } { { "final_toplevel.sv" "buffer" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port framebuffer:buffer\|ram_dual_port:ram1 " "Elaborating entity \"ram_dual_port\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\"" {  } { { "framebuffer.sv" "ram1" { Text "D:/Projects/Github/ECE385final_CNN/framebuffer.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram_dual_port.v" "altsyncram_component" { Text "D:/Projects/Github/ECE385final_CNN/ram_dual_port.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram_dual_port.v" "" { Text "D:/Projects/Github/ECE385final_CNN/ram_dual_port.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010103659 ""}  } { { "ram_dual_port.v" "" { Text "D:/Projects/Github/ECE385final_CNN/ram_dual_port.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010103659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pj1 " "Found entity 1: altsyncram_4pj1" {  } { { "db/altsyncram_4pj1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_4pj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4pj1 framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated " "Elaborating entity \"altsyncram_4pj1\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_4pj1.tdf" "decode2" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_4pj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_4pj1.tdf" "rden_decode_b" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_4pj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010103845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010103845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|mux_bnb:mux3 " "Elaborating entity \"mux_bnb\" for hierarchy \"framebuffer:buffer\|ram_dual_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4pj1:auto_generated\|mux_bnb:mux3\"" {  } { { "db/altsyncram_4pj1.tdf" "mux3" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_4pj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:inst_vga " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:inst_vga\"" {  } { { "final_toplevel.sv" "inst_vga" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_ram background_ram:bg " "Elaborating entity \"background_ram\" for hierarchy \"background_ram:bg\"" {  } { { "final_toplevel.sv" "bg" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010103900 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 background_ram.sv(7) " "Net \"mem.data_a\" at background_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/background_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/background_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105640 "|final_toplevel|background_ram:bg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 background_ram.sv(7) " "Net \"mem.waddr_a\" at background_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/background_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/background_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105640 "|final_toplevel|background_ram:bg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 background_ram.sv(7) " "Net \"mem.we_a\" at background_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/background_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/background_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105641 "|final_toplevel|background_ram:bg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper Color_Mapper:inst_mapper " "Elaborating entity \"Color_Mapper\" for hierarchy \"Color_Mapper:inst_mapper\"" {  } { { "final_toplevel.sv" "inst_mapper" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(26) " "Verilog HDL assignment warning at Color_Mapper.sv(26): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Color_Mapper.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105664 "|final_toplevel|Color_Mapper:inst_mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(72) " "Verilog HDL assignment warning at Color_Mapper.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Color_Mapper.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105664 "|final_toplevel|Color_Mapper:inst_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator address_generator:addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"address_generator:addr_gen\"" {  } { { "final_toplevel.sv" "addr_gen" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 address_generator.sv(18) " "Verilog HDL assignment warning at address_generator.sv(18): truncated value with size 32 to match size of target (17)" {  } { { "address_generator.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/address_generator.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105666 "|final_toplevel|address_generator:addr_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Retrieve_Data Retrieve_Data:inst_retrieve_data " "Elaborating entity \"Retrieve_Data\" for hierarchy \"Retrieve_Data:inst_retrieve_data\"" {  } { { "final_toplevel.sv" "inst_retrieve_data" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Retrieve_Data.sv(32) " "Verilog HDL assignment warning at Retrieve_Data.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "Retrieve_Data.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Retrieve_Data.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105668 "|final_toplevel|Retrieve_Data:inst_retrieve_data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Retrieve_Data.sv(73) " "Verilog HDL Case Statement information at Retrieve_Data.sv(73): all case item expressions in this case statement are onehot" {  } { { "Retrieve_Data.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Retrieve_Data.sv" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010105668 "|final_toplevel|Retrieve_Data:inst_retrieve_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sample_data_ram sample_data_ram:data_ram " "Elaborating entity \"sample_data_ram\" for hierarchy \"sample_data_ram:data_ram\"" {  } { { "final_toplevel.sv" "data_ram" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_rom:inst_font_rom " "Elaborating entity \"font_rom\" for hierarchy \"font_rom:inst_font_rom\"" {  } { { "final_toplevel.sv" "inst_font_rom" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeNet LeNet:net " "Elaborating entity \"LeNet\" for hierarchy \"LeNet:net\"" {  } { { "final_toplevel.sv" "net" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105673 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LeNet.sv(317) " "Verilog HDL Case Statement information at LeNet.sv(317): all case item expressions in this case statement are onehot" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 317 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010105679 "|final_toplevel|LeNet:net"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LeNet.sv(341) " "Verilog HDL Case Statement warning at LeNet.sv(341): incomplete case statement has no default case item" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 341 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1610010105679 "|final_toplevel|LeNet:net"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LeNet.sv(341) " "Verilog HDL Case Statement information at LeNet.sv(341): all case item expressions in this case statement are onehot" {  } { { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 341 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010105679 "|final_toplevel|LeNet:net"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intermediate_ram LeNet:net\|intermediate_ram:temp0 " "Elaborating entity \"intermediate_ram\" for hierarchy \"LeNet:net\|intermediate_ram:temp0\"" {  } { { "LeNet.sv" "temp0" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1_weight_ram LeNet:net\|c1_weight_ram:c1_weight " "Elaborating entity \"c1_weight_ram\" for hierarchy \"LeNet:net\|c1_weight_ram:c1_weight\"" {  } { { "LeNet.sv" "c1_weight" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105719 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c1_weight_ram.sv(7) " "Net \"mem.data_a\" at c1_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105723 "|final_toplevel|LeNet:net|c1_weight_ram:c1_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c1_weight_ram.sv(7) " "Net \"mem.waddr_a\" at c1_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105723 "|final_toplevel|LeNet:net|c1_weight_ram:c1_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c1_weight_ram.sv(7) " "Net \"mem.we_a\" at c1_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105723 "|final_toplevel|LeNet:net|c1_weight_ram:c1_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1_bias_ram LeNet:net\|c1_bias_ram:c1_bias " "Elaborating entity \"c1_bias_ram\" for hierarchy \"LeNet:net\|c1_bias_ram:c1_bias\"" {  } { { "LeNet.sv" "c1_bias" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105730 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c1_bias_ram.sv(7) " "Net \"mem.data_a\" at c1_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105731 "|final_toplevel|LeNet:net|c1_bias_ram:c1_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c1_bias_ram.sv(7) " "Net \"mem.waddr_a\" at c1_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105731 "|final_toplevel|LeNet:net|c1_bias_ram:c1_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c1_bias_ram.sv(7) " "Net \"mem.we_a\" at c1_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c1_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105731 "|final_toplevel|LeNet:net|c1_bias_ram:c1_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_1 LeNet:net\|convolution_1:c1 " "Elaborating entity \"convolution_1\" for hierarchy \"LeNet:net\|convolution_1:c1\"" {  } { { "LeNet.sv" "c1" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_1.sv(25) " "Verilog HDL assignment warning at convolution_1.sv(25): truncated value with size 32 to match size of target (14)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105752 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_1.sv(26) " "Verilog HDL assignment warning at convolution_1.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105752 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_1.sv(28) " "Verilog HDL assignment warning at convolution_1.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105752 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_1.sv(29) " "Verilog HDL assignment warning at convolution_1.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105752 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_1.sv(69) " "Verilog HDL assignment warning at convolution_1.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105752 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_1.sv(109) " "Verilog HDL Case Statement information at convolution_1.sv(109): all case item expressions in this case statement are onehot" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010105752 "|final_toplevel|LeNet:net|convolution_1:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_1x5x5 LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel " "Elaborating entity \"kernel_1x5x5\" for hierarchy \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\"" {  } { { "convolution_1.sv" "kernel" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0 " "Elaborating entity \"Mult\" for hierarchy \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\"" {  } { { "kernel_1x5x5.sv" "mult0" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pooling_1 LeNet:net\|pooling_1:s1 " "Elaborating entity \"pooling_1\" for hierarchy \"LeNet:net\|pooling_1:s1\"" {  } { { "LeNet.sv" "s1" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_1.sv(19) " "Verilog HDL assignment warning at pooling_1.sv(19): truncated value with size 32 to match size of target (14)" {  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105786 "|final_toplevel|LeNet:net|pooling_1:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_1.sv(20) " "Verilog HDL assignment warning at pooling_1.sv(20): truncated value with size 32 to match size of target (14)" {  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105786 "|final_toplevel|LeNet:net|pooling_1:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_1.sv(22) " "Verilog HDL assignment warning at pooling_1.sv(22): truncated value with size 32 to match size of target (14)" {  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105787 "|final_toplevel|LeNet:net|pooling_1:s1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pooling_1.sv(84) " "Verilog HDL Case Statement information at pooling_1.sv(84): all case item expressions in this case statement are onehot" {  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010105787 "|final_toplevel|LeNet:net|pooling_1:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max LeNet:net\|pooling_1:s1\|max:max0 " "Elaborating entity \"max\" for hierarchy \"LeNet:net\|pooling_1:s1\|max:max0\"" {  } { { "pooling_1.sv" "max0" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c2_weight_ram LeNet:net\|c2_weight_ram:c2_weight " "Elaborating entity \"c2_weight_ram\" for hierarchy \"LeNet:net\|c2_weight_ram:c2_weight\"" {  } { { "LeNet.sv" "c2_weight" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105790 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c2_weight_ram.sv(7) " "Net \"mem.data_a\" at c2_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105832 "|final_toplevel|LeNet:net|c2_weight_ram:c2_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c2_weight_ram.sv(7) " "Net \"mem.waddr_a\" at c2_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105832 "|final_toplevel|LeNet:net|c2_weight_ram:c2_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c2_weight_ram.sv(7) " "Net \"mem.we_a\" at c2_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105832 "|final_toplevel|LeNet:net|c2_weight_ram:c2_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c2_bias_ram LeNet:net\|c2_bias_ram:c2_bias " "Elaborating entity \"c2_bias_ram\" for hierarchy \"LeNet:net\|c2_bias_ram:c2_bias\"" {  } { { "LeNet.sv" "c2_bias" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105841 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c2_bias_ram.sv(7) " "Net \"mem.data_a\" at c2_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105843 "|final_toplevel|LeNet:net|c2_bias_ram:c2_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c2_bias_ram.sv(7) " "Net \"mem.waddr_a\" at c2_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105843 "|final_toplevel|LeNet:net|c2_bias_ram:c2_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c2_bias_ram.sv(7) " "Net \"mem.we_a\" at c2_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c2_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010105843 "|final_toplevel|LeNet:net|c2_bias_ram:c2_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_2 LeNet:net\|convolution_2:c2 " "Elaborating entity \"convolution_2\" for hierarchy \"LeNet:net\|convolution_2:c2\"" {  } { { "LeNet.sv" "c2" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_2.sv(28) " "Verilog HDL assignment warning at convolution_2.sv(28): truncated value with size 32 to match size of target (14)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105863 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_2.sv(29) " "Verilog HDL assignment warning at convolution_2.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105863 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_2.sv(31) " "Verilog HDL assignment warning at convolution_2.sv(31): truncated value with size 32 to match size of target (14)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105863 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_2.sv(32) " "Verilog HDL assignment warning at convolution_2.sv(32): truncated value with size 32 to match size of target (14)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105863 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_2.sv(63) " "Verilog HDL assignment warning at convolution_2.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105863 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_2.sv(128) " "Verilog HDL Case Statement information at convolution_2.sv(128): all case item expressions in this case statement are onehot" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010105863 "|final_toplevel|LeNet:net|convolution_2:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pooling_2 LeNet:net\|pooling_2:s2 " "Elaborating entity \"pooling_2\" for hierarchy \"LeNet:net\|pooling_2:s2\"" {  } { { "LeNet.sv" "s2" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_2.sv(19) " "Verilog HDL assignment warning at pooling_2.sv(19): truncated value with size 32 to match size of target (14)" {  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105892 "|final_toplevel|LeNet:net|pooling_2:s2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_2.sv(20) " "Verilog HDL assignment warning at pooling_2.sv(20): truncated value with size 32 to match size of target (14)" {  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105892 "|final_toplevel|LeNet:net|pooling_2:s2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 pooling_2.sv(22) " "Verilog HDL assignment warning at pooling_2.sv(22): truncated value with size 32 to match size of target (14)" {  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010105892 "|final_toplevel|LeNet:net|pooling_2:s2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pooling_2.sv(84) " "Verilog HDL Case Statement information at pooling_2.sv(84): all case item expressions in this case statement are onehot" {  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 84 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010105892 "|final_toplevel|LeNet:net|pooling_2:s2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c3_weight_ram LeNet:net\|c3_weight_ram:c3_weight " "Elaborating entity \"c3_weight_ram\" for hierarchy \"LeNet:net\|c3_weight_ram:c3_weight\"" {  } { { "LeNet.sv" "c3_weight" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010105895 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c3_weight_ram.sv(7) " "Net \"mem.data_a\" at c3_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c3_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110565 "|final_toplevel|LeNet:net|c3_weight_ram:c3_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c3_weight_ram.sv(7) " "Net \"mem.waddr_a\" at c3_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c3_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110565 "|final_toplevel|LeNet:net|c3_weight_ram:c3_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c3_weight_ram.sv(7) " "Net \"mem.we_a\" at c3_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c3_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110567 "|final_toplevel|LeNet:net|c3_weight_ram:c3_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c3_bias_ram LeNet:net\|c3_bias_ram:c3_bias " "Elaborating entity \"c3_bias_ram\" for hierarchy \"LeNet:net\|c3_bias_ram:c3_bias\"" {  } { { "LeNet.sv" "c3_bias" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110595 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 c3_bias_ram.sv(7) " "Net \"mem.data_a\" at c3_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c3_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110598 "|final_toplevel|LeNet:net|c3_bias_ram:c3_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 c3_bias_ram.sv(7) " "Net \"mem.waddr_a\" at c3_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c3_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110598 "|final_toplevel|LeNet:net|c3_bias_ram:c3_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 c3_bias_ram.sv(7) " "Net \"mem.we_a\" at c3_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/c3_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/c3_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110598 "|final_toplevel|LeNet:net|c3_bias_ram:c3_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_3 LeNet:net\|convolution_3:c3 " "Elaborating entity \"convolution_3\" for hierarchy \"LeNet:net\|convolution_3:c3\"" {  } { { "LeNet.sv" "c3" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_3.sv(28) " "Verilog HDL assignment warning at convolution_3.sv(28): truncated value with size 32 to match size of target (14)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110617 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_3.sv(30) " "Verilog HDL assignment warning at convolution_3.sv(30): truncated value with size 32 to match size of target (14)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110617 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_3.sv(32) " "Verilog HDL assignment warning at convolution_3.sv(32): truncated value with size 32 to match size of target (14)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110617 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 convolution_3.sv(33) " "Verilog HDL assignment warning at convolution_3.sv(33): truncated value with size 32 to match size of target (14)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110617 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 convolution_3.sv(64) " "Verilog HDL assignment warning at convolution_3.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110617 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_3.sv(129) " "Verilog HDL Case Statement information at convolution_3.sv(129): all case item expressions in this case statement are onehot" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010110617 "|final_toplevel|LeNet:net|convolution_3:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f4_weight_ram LeNet:net\|f4_weight_ram:f4_weight " "Elaborating entity \"f4_weight_ram\" for hierarchy \"LeNet:net\|f4_weight_ram:f4_weight\"" {  } { { "LeNet.sv" "f4_weight" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110643 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 f4_weight_ram.sv(7) " "Net \"mem.data_a\" at f4_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f4_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110740 "|final_toplevel|LeNet:net|f4_weight_ram:f4_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 f4_weight_ram.sv(7) " "Net \"mem.waddr_a\" at f4_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f4_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110741 "|final_toplevel|LeNet:net|f4_weight_ram:f4_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 f4_weight_ram.sv(7) " "Net \"mem.we_a\" at f4_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f4_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110741 "|final_toplevel|LeNet:net|f4_weight_ram:f4_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f4_bias_ram LeNet:net\|f4_bias_ram:f4_bias " "Elaborating entity \"f4_bias_ram\" for hierarchy \"LeNet:net\|f4_bias_ram:f4_bias\"" {  } { { "LeNet.sv" "f4_bias" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110752 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 f4_bias_ram.sv(7) " "Net \"mem.data_a\" at f4_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f4_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110754 "|final_toplevel|LeNet:net|f4_bias_ram:f4_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 f4_bias_ram.sv(7) " "Net \"mem.waddr_a\" at f4_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f4_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110754 "|final_toplevel|LeNet:net|f4_bias_ram:f4_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 f4_bias_ram.sv(7) " "Net \"mem.we_a\" at f4_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f4_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f4_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110754 "|final_toplevel|LeNet:net|f4_bias_ram:f4_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullyconnect_4 LeNet:net\|fullyconnect_4:f4 " "Elaborating entity \"fullyconnect_4\" for hierarchy \"LeNet:net\|fullyconnect_4:f4\"" {  } { { "LeNet.sv" "f4" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_4.sv(27) " "Verilog HDL assignment warning at fullyconnect_4.sv(27): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_4.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110763 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_4.sv(29) " "Verilog HDL assignment warning at fullyconnect_4.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_4.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110763 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_4.sv(30) " "Verilog HDL assignment warning at fullyconnect_4.sv(30): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_4.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110763 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fullyconnect_4.sv(59) " "Verilog HDL assignment warning at fullyconnect_4.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_4.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110763 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fullyconnect_4.sv(111) " "Verilog HDL Case Statement information at fullyconnect_4.sv(111): all case item expressions in this case statement are onehot" {  } { { "fullyconnect_4.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_4.sv" 111 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010110763 "|final_toplevel|LeNet:net|fullyconnect_4:f4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult LeNet:net\|fullyconnect_4:f4\|Mult:kernel " "Elaborating entity \"Mult\" for hierarchy \"LeNet:net\|fullyconnect_4:f4\|Mult:kernel\"" {  } { { "fullyconnect_4.sv" "kernel" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_4.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f5_weight_ram LeNet:net\|f5_weight_ram:f5_weight " "Elaborating entity \"f5_weight_ram\" for hierarchy \"LeNet:net\|f5_weight_ram:f5_weight\"" {  } { { "LeNet.sv" "f5_weight" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110766 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 f5_weight_ram.sv(7) " "Net \"mem.data_a\" at f5_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110777 "|final_toplevel|LeNet:net|f5_weight_ram:f5_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 f5_weight_ram.sv(7) " "Net \"mem.waddr_a\" at f5_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110777 "|final_toplevel|LeNet:net|f5_weight_ram:f5_weight"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 f5_weight_ram.sv(7) " "Net \"mem.we_a\" at f5_weight_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_weight_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_weight_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110777 "|final_toplevel|LeNet:net|f5_weight_ram:f5_weight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f5_bias_ram LeNet:net\|f5_bias_ram:f5_bias " "Elaborating entity \"f5_bias_ram\" for hierarchy \"LeNet:net\|f5_bias_ram:f5_bias\"" {  } { { "LeNet.sv" "f5_bias" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110785 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 f5_bias_ram.sv(7) " "Net \"mem.data_a\" at f5_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110786 "|final_toplevel|LeNet:net|f5_bias_ram:f5_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 f5_bias_ram.sv(7) " "Net \"mem.waddr_a\" at f5_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110786 "|final_toplevel|LeNet:net|f5_bias_ram:f5_bias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 f5_bias_ram.sv(7) " "Net \"mem.we_a\" at f5_bias_ram.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "ram/f5_bias_ram.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_bias_ram.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1610010110786 "|final_toplevel|LeNet:net|f5_bias_ram:f5_bias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullyconnect_5 LeNet:net\|fullyconnect_5:f5 " "Elaborating entity \"fullyconnect_5\" for hierarchy \"LeNet:net\|fullyconnect_5:f5\"" {  } { { "LeNet.sv" "f5" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_5.sv(27) " "Verilog HDL assignment warning at fullyconnect_5.sv(27): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_5.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110795 "|final_toplevel|LeNet:net|fullyconnect_5:f5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fullyconnect_5.sv(29) " "Verilog HDL assignment warning at fullyconnect_5.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_5.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110796 "|final_toplevel|LeNet:net|fullyconnect_5:f5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fullyconnect_5.sv(59) " "Verilog HDL assignment warning at fullyconnect_5.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_5.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1610010110796 "|final_toplevel|LeNet:net|fullyconnect_5:f5"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fullyconnect_5.sv(111) " "Verilog HDL Case Statement information at fullyconnect_5.sv(111): all case item expressions in this case statement are onehot" {  } { { "fullyconnect_5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/fullyconnect_5.sv" 111 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1610010110796 "|final_toplevel|LeNet:net|fullyconnect_5:f5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_max LeNet:net\|find_max:infer " "Elaborating entity \"find_max\" for hierarchy \"LeNet:net\|find_max:infer\"" {  } { { "LeNet.sv" "infer" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex0\"" {  } { { "final_toplevel.sv" "hex0" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010110814 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LeNet:net\|c1_bias_ram:c1_bias\|mem " "RAM logic \"LeNet:net\|c1_bias_ram:c1_bias\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ram/c1_bias_ram.sv" "mem" { Text "D:/Projects/Github/ECE385final_CNN/ram/c1_bias_ram.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1610010118773 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LeNet:net\|c2_bias_ram:c2_bias\|mem " "RAM logic \"LeNet:net\|c2_bias_ram:c2_bias\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ram/c2_bias_ram.sv" "mem" { Text "D:/Projects/Github/ECE385final_CNN/ram/c2_bias_ram.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1610010118773 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LeNet:net\|f5_bias_ram:f5_bias\|mem " "RAM logic \"LeNet:net\|f5_bias_ram:f5_bias\|mem\" is uninferred due to inappropriate RAM size" {  } { { "ram/f5_bias_ram.sv" "mem" { Text "D:/Projects/Github/ECE385final_CNN/ram/f5_bias_ram.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1610010118773 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1610010118773 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 D:/Projects/Github/ECE385final_CNN/db/final.ram0_c1_bias_ram_6d2daa4f.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"D:/Projects/Github/ECE385final_CNN/db/final.ram0_c1_bias_ram_6d2daa4f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1610010118781 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Projects/Github/ECE385final_CNN/db/final.ram0_c2_bias_ram_90e52a7c.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Projects/Github/ECE385final_CNN/db/final.ram0_c2_bias_ram_90e52a7c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1610010118782 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Projects/Github/ECE385final_CNN/db/final.ram0_f5_bias_ram_f3c250d7.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Projects/Github/ECE385final_CNN/db/final.ram0_f5_bias_ram_f3c250d7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1610010118782 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "background_ram:bg\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"background_ram:bg\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9600 " "Parameter NUMWORDS_A set to 9600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_background_ram_ea4df518.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_background_ram_ea4df518.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|intermediate_ram:temp0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|intermediate_ram:temp0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4704 " "Parameter NUMWORDS_A set to 4704" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4704 " "Parameter NUMWORDS_B set to 4704" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sample_data_ram:data_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sample_data_ram:data_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|c1_weight_ram:c1_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|c1_weight_ram:c1_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 150 " "Parameter NUMWORDS_A set to 150" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_c1_weight_ram_1f13c3f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_c1_weight_ram_1f13c3f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|intermediate_ram:temp1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|intermediate_ram:temp1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4704 " "Parameter NUMWORDS_A set to 4704" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4704 " "Parameter NUMWORDS_B set to 4704" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|c2_weight_ram:c2_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|c2_weight_ram:c2_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1500 " "Parameter NUMWORDS_A set to 1500" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_c2_weight_ram_ac30cb96.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_c2_weight_ram_ac30cb96.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|c3_bias_ram:c3_bias\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|c3_bias_ram:c3_bias\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 60 " "Parameter NUMWORDS_A set to 60" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_c3_bias_ram_3622510b.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_c3_bias_ram_3622510b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|c3_weight_ram:c3_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|c3_weight_ram:c3_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15000 " "Parameter NUMWORDS_A set to 15000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_c3_weight_ram_a206e7b3.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_c3_weight_ram_a206e7b3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|f5_weight_ram:f5_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|f5_weight_ram:f5_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_f5_weight_ram_1d24f37f.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_f5_weight_ram_1d24f37f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|f4_bias_ram:f4_bias\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|f4_bias_ram:f4_bias\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 48 " "Parameter NUMWORDS_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_f4_bias_ram_7b9d9837.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_f4_bias_ram_7b9d9837.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LeNet:net\|f4_weight_ram:f4_weight\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LeNet:net\|f4_weight_ram:f4_weight\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2880 " "Parameter NUMWORDS_A set to 2880" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/final.ram0_f4_weight_ram_95cca6c6.hdl.mif " "Parameter INIT_FILE set to db/final.ram0_f4_weight_ram_95cca6c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE final.final_toplevel0.rtl.mif " "Parameter INIT_FILE set to final.final_toplevel0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129744 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610010129744 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "101 " "Inferred 101 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|pooling_1:s1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|pooling_1:s1\|Mod0\"" {  } { { "pooling_1.sv" "Mod0" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mult3\"" {  } { { "convolution_2.sv" "Mult3" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|Mult1\"" {  } { { "convolution_1.sv" "Mult1" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|pooling_2:s2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|pooling_2:s2\|Mod0\"" {  } { { "pooling_2.sv" "Mod0" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_1:c1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_1:c1\|Mod1\"" {  } { { "convolution_1.sv" "Mod1" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_1:c1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_1:c1\|Mod0\"" {  } { { "convolution_1.sv" "Mod0" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|Mult0\"" {  } { { "convolution_1.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|pooling_2:s2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|pooling_2:s2\|Mult1\"" {  } { { "pooling_2.sv" "Mult1" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|pooling_1:s1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|pooling_1:s1\|Mult1\"" {  } { { "pooling_1.sv" "Mult1" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_2:c2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mod1\"" {  } { { "convolution_2.sv" "Mod1" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_2:c2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mod0\"" {  } { { "convolution_2.sv" "Mod0" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|Mult0\"" {  } { { "convolution_3.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|pooling_1:s1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|pooling_1:s1\|Div0\"" {  } { { "pooling_1.sv" "Div0" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_1:c1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_1:c1\|Div1\"" {  } { { "convolution_1.sv" "Div1" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|fullyconnect_4:f4\|Mult:kernel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|fullyconnect_4:f4\|Mult:kernel\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_2:c2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_2:c2\|Div1\"" {  } { { "convolution_2.sv" "Div1" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mult1\"" {  } { { "convolution_2.sv" "Mult1" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mult2\"" {  } { { "convolution_2.sv" "Mult2" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|Mult1\"" {  } { { "convolution_3.sv" "Mult1" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult24\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|pooling_2:s2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|pooling_2:s2\|Div0\"" {  } { { "pooling_2.sv" "Div0" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|pooling_2:s2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|pooling_2:s2\|Mult0\"" {  } { { "pooling_2.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|pooling_1:s1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|pooling_1:s1\|Mult0\"" {  } { { "pooling_1.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_1:c1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_1:c1\|Div0\"" {  } { { "convolution_1.sv" "Div0" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LeNet:net\|convolution_2:c2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LeNet:net\|convolution_2:c2\|Div0\"" {  } { { "convolution_2.sv" "Div0" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|Mult0\"" {  } { { "convolution_2.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult23\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult22\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult21\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult20\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult19\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult18\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult17\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult16\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult15\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult14\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult13\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult12\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult11\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult10\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult9\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult8\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult7\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult6\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult5\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult4\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_2:c2\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult3\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult2\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult1\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LeNet:net\|convolution_3:c3\|kernel_1x5x5:kernel\|Mult:mult0\|Mult0\"" {  } { { "Mult.sv" "Mult0" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010129758 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610010129758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background_ram:bg\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"background_ram:bg\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010129778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background_ram:bg\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"background_ram:bg\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9600 " "Parameter \"NUMWORDS_A\" = \"9600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_background_ram_ea4df518.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_background_ram_ea4df518.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129778 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010129778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tj71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tj71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tj71 " "Found entity 1: altsyncram_tj71" {  } { { "db/altsyncram_tj71.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_tj71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010129828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010129828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010129868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010129868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010129908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010129908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|intermediate_ram:temp0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|intermediate_ram:temp0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010129918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|intermediate_ram:temp0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|intermediate_ram:temp0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4704 " "Parameter \"NUMWORDS_A\" = \"4704\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4704 " "Parameter \"NUMWORDS_B\" = \"4704\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129918 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010129918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06h1 " "Found entity 1: altsyncram_06h1" {  } { { "db/altsyncram_06h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_06h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010129965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010129965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sample_data_ram:data_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sample_data_ram:data_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010129975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sample_data_ram:data_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sample_data_ram:data_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010129975 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010129975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22h1 " "Found entity 1: altsyncram_22h1" {  } { { "db/altsyncram_22h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_22h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|c1_weight_ram:c1_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|c1_weight_ram:c1_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|c1_weight_ram:c1_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|c1_weight_ram:c1_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 150 " "Parameter \"NUMWORDS_A\" = \"150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_c1_weight_ram_1f13c3f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_c1_weight_ram_1f13c3f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130028 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7871 " "Found entity 1: altsyncram_7871" {  } { { "db/altsyncram_7871.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_7871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|c2_weight_ram:c2_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|c2_weight_ram:c2_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|c2_weight_ram:c2_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|c2_weight_ram:c2_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1500 " "Parameter \"NUMWORDS_A\" = \"1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_c2_weight_ram_ac30cb96.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_c2_weight_ram_ac30cb96.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130099 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e71 " "Found entity 1: altsyncram_6e71" {  } { { "db/altsyncram_6e71.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_6e71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|c3_bias_ram:c3_bias\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|c3_bias_ram:c3_bias\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|c3_bias_ram:c3_bias\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|c3_bias_ram:c3_bias\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 60 " "Parameter \"NUMWORDS_A\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_c3_bias_ram_3622510b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_c3_bias_ram_3622510b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st61 " "Found entity 1: altsyncram_st61" {  } { { "db/altsyncram_st61.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_st61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|c3_weight_ram:c3_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|c3_weight_ram:c3_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|c3_weight_ram:c3_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|c3_weight_ram:c3_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15000 " "Parameter \"NUMWORDS_A\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_c3_weight_ram_a206e7b3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_c3_weight_ram_a206e7b3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130213 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9e71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9e71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9e71 " "Found entity 1: altsyncram_9e71" {  } { { "db/altsyncram_9e71.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_9e71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|f5_weight_ram:f5_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|f5_weight_ram:f5_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|f5_weight_ram:f5_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|f5_weight_ram:f5_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_f5_weight_ram_1d24f37f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_f5_weight_ram_1d24f37f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130280 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fa71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fa71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fa71 " "Found entity 1: altsyncram_fa71" {  } { { "db/altsyncram_fa71.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_fa71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|f4_bias_ram:f4_bias\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|f4_bias_ram:f4_bias\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|f4_bias_ram:f4_bias\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|f4_bias_ram:f4_bias\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 48 " "Parameter \"NUMWORDS_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_f4_bias_ram_7b9d9837.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_f4_bias_ram_7b9d9837.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i071 " "Found entity 1: altsyncram_i071" {  } { { "db/altsyncram_i071.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_i071.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|f4_weight_ram:f4_weight\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"LeNet:net\|f4_weight_ram:f4_weight\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|f4_weight_ram:f4_weight\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"LeNet:net\|f4_weight_ram:f4_weight\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2880 " "Parameter \"NUMWORDS_A\" = \"2880\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/final.ram0_f4_weight_ram_95cca6c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/final.ram0_f4_weight_ram_95cca6c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130396 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f71 " "Found entity 1: altsyncram_1f71" {  } { { "db/altsyncram_1f71.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_1f71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:inst_configure\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE final.final_toplevel0.rtl.mif " "Parameter \"INIT_FILE\" = \"final.final_toplevel0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4501 " "Found entity 1: altsyncram_4501" {  } { { "db/altsyncram_4501.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/altsyncram_4501.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_1:s1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_divide:Mod0\"" {  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_1:s1\|lpm_divide:Mod0 " "Instantiated megafunction \"LeNet:net\|pooling_1:s1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130534 ""}  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_divide_soo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_abs_2v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010130779 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010130779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_ckh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010130956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010130956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010130974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131081 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|altshift:external_latency_ffs LeNet:net\|convolution_2:c2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131112 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010131112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131123 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131137 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131189 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l9h " "Found entity 1: add_sub_l9h" {  } { { "db/add_sub_l9h.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_l9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_jkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|altshift:external_latency_ffs LeNet:net\|convolution_1:c1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_2:s2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_divide:Mod0\"" {  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_2:s2\|lpm_divide:Mod0 " "Instantiated megafunction \"LeNet:net\|pooling_2:s2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131331 ""}  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010131331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_roo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_roo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_roo " "Found entity 1: lpm_divide_roo" {  } { { "db/lpm_divide_roo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_divide_roo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/abs_divider_jbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1v9 " "Found entity 1: lpm_abs_1v9" {  } { { "db/lpm_abs_1v9.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_abs_1v9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_divide:Mod1\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_divide:Mod1 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131462 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010131462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_divide:Mod0\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_divide:Mod0 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131573 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010131573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_too.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_too.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_too " "Found entity 1: lpm_divide_too" {  } { { "db/lpm_divide_too.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_divide_too.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_3v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_3v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_3v9 " "Found entity 1: lpm_abs_3v9" {  } { { "db/lpm_abs_3v9.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_abs_3v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131707 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010131707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131716 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akh " "Found entity 1: add_sub_akh" {  } { { "db/add_sub_akh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_akh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|altshift:external_latency_ffs LeNet:net\|convolution_1:c1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131798 ""}  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010131798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131807 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9h " "Found entity 1: add_sub_g9h" {  } { { "db/add_sub_g9h.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_g9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_ekh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010131955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010131955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|altshift:external_latency_ffs LeNet:net\|pooling_2:s2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010131972 ""}  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010131972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131982 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010131996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010132048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010132048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_j9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010132104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010132104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/add_sub_hkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010132168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010132168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|altshift:external_latency_ffs LeNet:net\|pooling_1:s1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 22 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_divide:Mod0\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_divide:Mod0 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132215 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\"" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Instantiated megafunction \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132251 ""}  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|multcore:mult_core LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132260 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|altshift:external_latency_ffs LeNet:net\|convolution_3:c3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\"" {  } { { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132349 ""}  } { { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010132395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010132395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|lpm_mult:Mult0\"" {  } { { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|lpm_mult:Mult0 " "Instantiated megafunction \"LeNet:net\|fullyconnect_5:f5\|Mult:kernel\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132405 ""}  } { { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010132450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010132450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_1:s1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_1:s1\|lpm_divide:Div0\"" {  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_1:s1\|lpm_divide:Div0 " "Instantiated megafunction \"LeNet:net\|pooling_1:s1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132460 ""}  } { { "pooling_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_1.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_divide_p0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010132500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010132500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_divide:Div1\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_divide:Div1 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132535 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010132575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010132575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_divide:Div1\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_divide:Div1 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132617 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132648 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|convolution_2:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132727 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132736 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132751 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|altshift:external_latency_ffs LeNet:net\|convolution_2:c2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\"" {  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Instantiated megafunction \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132808 ""}  } { { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|multcore:mult_core LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|altshift:external_latency_ffs LeNet:net\|convolution_3:c3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LeNet:net\|convolution_3:c3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "convolution_3.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_3.sv" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|pooling_2:s2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LeNet:net\|pooling_2:s2\|lpm_divide:Div0\"" {  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010132956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|pooling_2:s2\|lpm_divide:Div0 " "Instantiated megafunction \"LeNet:net\|pooling_2:s2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010132956 ""}  } { { "pooling_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/pooling_2.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010132956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_divide_o0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010132999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010132999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|lpm_divide:Div0\"" {  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010133221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|lpm_divide:Div0 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133221 ""}  } { { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010133221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q0p " "Found entity 1: lpm_divide_q0p" {  } { { "db/lpm_divide_q0p.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/lpm_divide_q0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010133263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010133263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_2:c2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_2:c2\|lpm_divide:Div0\"" {  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010133302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_2:c2\|lpm_divide:Div0 " "Instantiated megafunction \"LeNet:net\|convolution_2:c2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010133302 ""}  } { { "convolution_2.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_2.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010133302 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "42 " "Converted 42 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 308 " "Used 308 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 308 308 " "Used 308 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 308 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1610010136679 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "42 " "Converted the following 42 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8 " "DSP block output node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7 " "DSP block multiplier node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136679 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1610010136679 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 266 " "Used 266 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 266 266 " "Used 266 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 266 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1610010136679 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1610010136679 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1610010136679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010136772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136773 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010136773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_38h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_38h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_38h1 " "Found entity 1: mac_mult_38h1" {  } { { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010136813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010136813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_teo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_teo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_teo " "Found entity 1: mult_teo" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010136856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010136856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010136894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136895 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010136895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_or82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_or82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_or82 " "Found entity 1: mac_out_or82" {  } { { "db/mac_out_or82.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_out_or82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010136934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010136934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010136950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 26 " "Parameter \"output_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010136950 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010136950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_13h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_13h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_13h1 " "Found entity 1: mac_mult_13h1" {  } { { "db/mac_mult_13h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_13h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010136989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010136989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7fo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7fo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7fo " "Found entity 1: mult_7fo" {  } { { "db/mult_7fo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_7fo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010137034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010137034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out6 " "Elaborated megafunction instantiation \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out6\"" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010137053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out6 " "Instantiated megafunction \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_out:mac_out6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 26 " "Parameter \"dataa_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 26 " "Parameter \"output_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610010137053 ""}  } { { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 86 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610010137053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_0s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_0s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_0s82 " "Found entity 1: mac_out_0s82" {  } { { "db/mac_out_0s82.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_out_0s82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610010137094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010137094 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult0|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult0\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 13 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult0|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult1|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult1\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 14 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult1|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult3|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult3\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 16 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult3|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult2|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult2\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 15 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult2|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult5|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult5\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 18 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult5|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult4|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult4\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 17 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult4|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult7|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult7\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 20 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult7|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult6|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult6\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 19 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult6|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult9|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult9\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 22 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult9|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult8|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult8\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 21 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult8|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult11|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult11\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 24 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult11|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult10|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult10\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 23 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult10|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult13|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult13\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 26 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult13|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult12|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult12\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 25 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult12|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult15|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult15\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 28 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult15|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult14|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult14\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 27 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult14|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult17|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult17\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 30 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult17|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult16|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult16\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 29 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult16|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult19|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult19\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 32 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult19|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult18|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult18\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 31 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult18|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult21|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult21\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 34 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult21|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult20|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult20\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 33 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult20|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult23|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult23\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 36 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult23|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult22|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult22\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 35 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult22|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le3a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 41 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult24|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\] " "Synthesized away node \"LeNet:net\|convolution_1:c1\|kernel_1x5x5:kernel\|Mult:mult24\|lpm_mult:Mult0\|mult_a6t:auto_generated\|alt_mac_mult:mac_mult7\|mac_mult_38h1:auto_generated\|mult_teo:mult1\|le5a\[14\]\"" {  } { { "db/mult_teo.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_teo.tdf" 42 6 0 } } { "db/mac_mult_38h1.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mac_mult_38h1.tdf" 33 2 0 } } { "alt_mac_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/alt_mac_mult.tdf" 181 3 0 } } { "db/mult_a6t.tdf" "" { Text "D:/Projects/Github/ECE385final_CNN/db/mult_a6t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/utilitysoftware/intelfpga_lite18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Mult.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/Mult.sv" 13 -1 0 } } { "kernel_1x5x5.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/kernel_1x5x5.sv" 37 0 0 } } { "convolution_1.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/convolution_1.sv" 23 0 0 } } { "LeNet.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/LeNet.sv" 129 0 0 } } { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010139192 "|final_toplevel|LeNet:net|convolution_1:c1|kernel_1x5x5:kernel|Mult:mult24|lpm_mult:Mult0|mult_a6t:auto_generated|alt_mac_mult:mac_mult7|mac_mult_38h1:auto_generated|mult_teo:mult1|le5a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1610010139192 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1610010139192 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1610010140361 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24387 " "Ignored 24387 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24387 " "Ignored 24387 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1610010140676 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1610010140676 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1610010140778 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1610010140778 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610010147225 "|final_toplevel|ov7670_reset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610010147225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610010147958 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610010154806 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_st_handshake_clock_crosser 23 " "Ignored 23 assignments for entity \"altera_avalon_st_handshake_clock_crosser\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc 19 " "Ignored 19 assignments for entity \"final_soc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_inference 22 " "Ignored 22 assignments for entity \"final_soc_inference\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_irq_mapper 13 " "Ignored 13 assignments for entity \"final_soc_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"final_soc_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"final_soc_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"final_soc_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"final_soc_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"final_soc_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"final_soc_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"final_soc_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"final_soc_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"final_soc_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"final_soc_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_res_0 23 " "Ignored 23 assignments for entity \"final_soc_res_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sdram 34 " "Ignored 34 assignments for entity \"final_soc_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sdram_pll 78 " "Ignored 78 assignments for entity \"final_soc_sdram_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "final_soc_sysid 10 " "Ignored 10 assignments for entity \"final_soc_sysid\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1610010155382 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/Github/ECE385final_CNN/output_files/final.map.smsg " "Generated suppressed messages file D:/Projects/Github/ECE385final_CNN/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010155529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610010158299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610010158299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ov7670_data\[3\] " "No output dependent on input pin \"ov7670_data\[3\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|ov7670_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ov7670_data\[4\] " "No output dependent on input pin \"ov7670_data\[4\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|ov7670_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "final_toplevel.sv" "" { Text "D:/Projects/Github/ECE385final_CNN/final_toplevel.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610010159498 "|final_toplevel|SW[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1610010159498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26616 " "Implemented 26616 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610010159500 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610010159500 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1610010159500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25348 " "Implemented 25348 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610010159500 ""} { "Info" "ICUT_CUT_TM_RAMS" "529 " "Implemented 529 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1610010159500 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1610010159500 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "532 " "Implemented 532 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1610010159500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610010159500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 320 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 320 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5191 " "Peak virtual memory: 5191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610010159641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 17:02:39 2021 " "Processing ended: Thu Jan 07 17:02:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610010159641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610010159641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610010159641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610010159641 ""}
