Implementation;Generate BitStream;RootName:demo_top
Implementation;Generate BitStream||(null)||Please refer to the log file for details||demo_top_generateBitstream.log;liberoaction://open_report/file/demo_top_generateBitstream.log||(null);(null)
HelpInfo,\\idm\tools\releases\production\Synopsys\Synplify\pc\synplify_L201609M-2_W\lib\html,fpgahelp.qhc,errormessages.mp,\\idm\tools\releases\production\Synopsys\Synplify\pc\synplify_L201609M-2_W\bin\mbin\assistant
Implementation;Synthesis;RootName:demo_top
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||demo_top.srr(97);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/97||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||demo_top.srr(98);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/98||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||demo_top.srr(99);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/99||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||demo_top.srr(100);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/100||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||demo_top.srr(101);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/101||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||demo_top.srr(102);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/102||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||demo_top.srr(103);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/103||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||demo_top.srr(104);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/104||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||demo_top.srr(105);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/105||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_top.srr(106);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/106||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_top.srr(107);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/107||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_top.srr(108);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/108||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_top.srr(109);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/109||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||demo_top.srr(110);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/110||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||demo_top.srr(111);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/111||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||demo_top.srr(112);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/112||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||demo_top.srr(113);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/113||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||demo_top.srr(114);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/114||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||demo_top.srr(115);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/115||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||demo_top.srr(116);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/116||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(117);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/117||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(118);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/118||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(119);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/119||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(120);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/120||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(121);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/121||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(122);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/122||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||demo_top.srr(123);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/123||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||demo_top.srr(124);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/124||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||demo_top.srr(125);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/125||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||demo_top.srr(126);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/126||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||demo_top.srr(127);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/127||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tpsram_test_complete. Make sure that there are no unused intermediate registers.||demo_top.srr(148);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/148||Ram_interface.v(61);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tpsram_pass. Make sure that there are no unused intermediate registers.||demo_top.srr(149);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/149||Ram_interface.v(61);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\hdl\Ram_interface.v'/linenumber/61
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||demo_top.srr(171);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/171||demo_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\work\demo\FABOSC_0\demo_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||demo_top.srr(172);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/172||demo_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\work\demo\FABOSC_0\demo_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||demo_top.srr(173);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/173||demo_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\work\demo\FABOSC_0\demo_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||demo_top.srr(174);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/174||demo_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\work\demo\FABOSC_0\demo_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(176);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/176||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(177);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/177||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(178);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/178||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||demo_top.srr(179);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/179||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance demo_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(321);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/321||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||demo_top.srr(326);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/326||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||demo_top.srr(327);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/327||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||demo_top.srr(328);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/328||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||demo_top.srr(329);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/329||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||demo_top.srr(330);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/330||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||demo_top.srr(331);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/331||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||demo_top.srr(332);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/332||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||demo_top.srr(333);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/333||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||demo_top.srr(334);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/334||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||demo_top.srr(335);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/335||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||demo_top.srr(336);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/336||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||demo_top.srr(337);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/337||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||demo_top.srr(338);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/338||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||demo_top.srr(339);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/339||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance demo_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||demo_top.srr(340);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/340||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis|| MT530 ||@W:Found inferred clock demo_CCC_0_FCCC|GL0_net_inferred_clock which controls 141 sequential elements including BLINK_LED_0.counter[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||demo_top.srr(382);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/382||blink1.v(33);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\hdl\blink1.v'/linenumber/33
Implementation;Synthesis|| MT530 ||@W:Found inferred clock demo_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including demo_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||demo_top.srr(383);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/383||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance demo_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(452);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/452||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance demo_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(453);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/453||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance demo_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(454);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/454||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance demo_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(455);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/455||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance demo_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(456);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/456||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance demo_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(457);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/457||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance demo_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(458);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/458||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance demo_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(459);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/459||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance demo_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(460);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/460||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance demo_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance demo_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||demo_top.srr(461);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/461||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| MT246 ||@W:Blackbox TAMPER is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||demo_top.srr(594);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/594||dev_restart_after_isp_blk_tamper2_0_tamper2.v(31);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\work\dev_restart_after_isp_blk\tamper2_0\dev_restart_after_isp_blk_tamper2_0_tamper2.v'/linenumber/31
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||demo_top.srr(595);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/595||demo_ccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'f:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\lsram_workaround\component\work\demo\ccc_0\demo_ccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock demo_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:demo_0.FABOSC_0.RCOSC_25_50MHZ_CCC"||demo_top.srr(596);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/596||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock demo_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:demo_0.CCC_0.GL0_net"||demo_top.srr(597);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/597||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||demo_top.srr(610);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/610||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||demo_top.srr(612);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/612||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||demo_top.srr(629);liberoaction://cross_probe/hdl/file/'F:\11.8\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top.srr'/linenumber/629||null;null
Implementation;Compile;RootName:demo_top
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||demo_top_compile_log.log;liberoaction://open_report/file/demo_top_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:demo_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||demo_top_layout_log.log;liberoaction://open_report/file/demo_top_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||demo_top_generateBitstream.log;liberoaction://open_report/file/demo_top_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:demo_top
