<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p129" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_129{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_129{left:800px;bottom:1129px;letter-spacing:-0.17px;}
#t3_129{left:220px;bottom:1089px;letter-spacing:0.12px;}
#t4_129{left:704px;bottom:1089px;}
#t5_129{left:435px;bottom:1071px;letter-spacing:-0.16px;}
#t6_129{left:434px;bottom:1054px;letter-spacing:-0.21px;}
#t7_129{left:245px;bottom:1011px;letter-spacing:-0.14px;word-spacing:1.7px;}
#t8_129{left:600px;bottom:1011px;letter-spacing:-0.18px;}
#t9_129{left:679px;bottom:1011px;letter-spacing:-0.11px;}
#ta_129{left:110px;bottom:959px;letter-spacing:0.13px;}
#tb_129{left:183px;bottom:959px;letter-spacing:0.14px;word-spacing:2.28px;}
#tc_129{left:627px;bottom:959px;letter-spacing:0.14px;}
#td_129{left:674px;bottom:959px;}
#te_129{left:110px;bottom:913px;letter-spacing:-0.19px;}
#tf_129{left:145px;bottom:913px;letter-spacing:-0.17px;}
#tg_129{left:196px;bottom:913px;letter-spacing:-0.14px;word-spacing:2.38px;}
#th_129{left:110px;bottom:892px;letter-spacing:-0.13px;}
#ti_129{left:171px;bottom:892px;letter-spacing:-0.17px;}
#tj_129{left:206px;bottom:892px;letter-spacing:-0.18px;word-spacing:3.32px;}
#tk_129{left:448px;bottom:892px;letter-spacing:-0.15px;}
#tl_129{left:478px;bottom:892px;}
#tm_129{left:495px;bottom:892px;letter-spacing:-0.2px;word-spacing:3.18px;}
#tn_129{left:592px;bottom:892px;letter-spacing:-0.18px;}
#to_129{left:643px;bottom:892px;letter-spacing:-0.15px;word-spacing:3.18px;}
#tp_129{left:110px;bottom:872px;letter-spacing:-0.17px;}
#tq_129{left:145px;bottom:872px;letter-spacing:-0.14px;word-spacing:3.34px;}
#tr_129{left:502px;bottom:872px;letter-spacing:-0.18px;}
#ts_129{left:544px;bottom:872px;letter-spacing:-0.15px;word-spacing:3.3px;}
#tt_129{left:661px;bottom:872px;letter-spacing:-0.18px;}
#tu_129{left:712px;bottom:872px;letter-spacing:-0.14px;}
#tv_129{left:782px;bottom:872px;letter-spacing:-0.22px;}
#tw_129{left:110px;bottom:851px;letter-spacing:-0.19px;}
#tx_129{left:154px;bottom:851px;letter-spacing:-0.17px;}
#ty_129{left:203px;bottom:851px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tz_129{left:110px;bottom:815px;letter-spacing:-0.17px;}
#t10_129{left:159px;bottom:815px;letter-spacing:-0.13px;word-spacing:1.38px;}
#t11_129{left:190px;bottom:815px;letter-spacing:-1px;}
#t12_129{left:254px;bottom:815px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t13_129{left:707px;bottom:815px;letter-spacing:-0.18px;}
#t14_129{left:747px;bottom:815px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t15_129{left:220px;bottom:783px;letter-spacing:0.12px;}
#t16_129{left:704px;bottom:783px;}
#t17_129{left:450px;bottom:765px;letter-spacing:-0.16px;}
#t18_129{left:434px;bottom:748px;letter-spacing:-0.21px;}
#t19_129{left:220px;bottom:705px;letter-spacing:-0.15px;word-spacing:1.65px;}
#t1a_129{left:660px;bottom:705px;letter-spacing:-0.18px;}
#t1b_129{left:704px;bottom:705px;letter-spacing:-0.11px;}
#t1c_129{left:110px;bottom:641px;letter-spacing:0.13px;}
#t1d_129{left:183px;bottom:641px;letter-spacing:0.16px;word-spacing:2.24px;}
#t1e_129{left:507px;bottom:641px;letter-spacing:0.14px;}
#t1f_129{left:573px;bottom:641px;}
#t1g_129{left:110px;bottom:595px;letter-spacing:-0.19px;}
#t1h_129{left:144px;bottom:595px;letter-spacing:-0.17px;}
#t1i_129{left:210px;bottom:595px;letter-spacing:-0.14px;word-spacing:1.04px;}
#t1j_129{left:110px;bottom:574px;letter-spacing:-0.13px;}
#t1k_129{left:169px;bottom:574px;letter-spacing:-0.17px;}
#t1l_129{left:222px;bottom:574px;letter-spacing:-0.17px;word-spacing:1.04px;}
#t1m_129{left:450px;bottom:574px;letter-spacing:-0.15px;}
#t1n_129{left:479px;bottom:574px;letter-spacing:-0.18px;word-spacing:2.03px;}
#t1o_129{left:583px;bottom:574px;letter-spacing:-0.18px;}
#t1p_129{left:649px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.97px;}
#t1q_129{left:110px;bottom:554px;letter-spacing:-0.17px;}
#t1r_129{left:162px;bottom:554px;letter-spacing:-0.14px;word-spacing:3.66px;}
#t1s_129{left:522px;bottom:554px;letter-spacing:-0.18px;}
#t1t_129{left:582px;bottom:554px;letter-spacing:-0.14px;word-spacing:3.6px;}
#t1u_129{left:699px;bottom:554px;letter-spacing:-0.18px;}
#t1v_129{left:768px;bottom:554px;letter-spacing:-0.14px;}
#t1w_129{left:110px;bottom:533px;letter-spacing:-0.19px;word-spacing:1.38px;}
#t1x_129{left:203px;bottom:533px;letter-spacing:-0.17px;}
#t1y_129{left:269px;bottom:533px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1z_129{left:110px;bottom:497px;letter-spacing:-0.17px;}
#t20_129{left:178px;bottom:497px;letter-spacing:-0.13px;word-spacing:2.42px;}
#t21_129{left:211px;bottom:497px;letter-spacing:-0.29px;}
#t22_129{left:274px;bottom:497px;letter-spacing:-0.17px;word-spacing:2.46px;}
#t23_129{left:741px;bottom:497px;letter-spacing:-0.18px;}
#t24_129{left:800px;bottom:497px;letter-spacing:-0.17px;}
#t25_129{left:110px;bottom:476px;letter-spacing:-0.14px;}
#t26_129{left:238px;bottom:448px;letter-spacing:0.11px;word-spacing:3.06px;}
#t27_129{left:692px;bottom:448px;}
#t28_129{left:237px;bottom:430px;letter-spacing:-0.19px;}
#t29_129{left:424px;bottom:430px;letter-spacing:-0.11px;word-spacing:1.19px;}
#t2a_129{left:532px;bottom:430px;letter-spacing:-0.27px;}
#t2b_129{left:581px;bottom:430px;}
#t2c_129{left:266px;bottom:413px;}
#t2d_129{left:466px;bottom:413px;letter-spacing:-0.19px;}
#t2e_129{left:260px;bottom:370px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t2f_129{left:603px;bottom:370px;letter-spacing:-0.18px;}
#t2g_129{left:664px;bottom:370px;letter-spacing:-0.11px;}
#t2h_129{left:110px;bottom:302px;letter-spacing:0.13px;}
#t2i_129{left:183px;bottom:302px;letter-spacing:0.04px;word-spacing:2.48px;}
#t2j_129{left:553px;bottom:302px;letter-spacing:0.14px;}
#t2k_129{left:610px;bottom:302px;}
#t2l_129{left:110px;bottom:256px;letter-spacing:-0.19px;}
#t2m_129{left:145px;bottom:256px;letter-spacing:-0.17px;}
#t2n_129{left:203px;bottom:256px;letter-spacing:-0.14px;word-spacing:1.71px;}
#t2o_129{left:110px;bottom:236px;letter-spacing:-0.13px;}
#t2p_129{left:170px;bottom:236px;letter-spacing:-0.17px;}
#t2q_129{left:214px;bottom:236px;letter-spacing:-0.18px;word-spacing:2.21px;}
#t2r_129{left:449px;bottom:236px;letter-spacing:-0.15px;}
#t2s_129{left:479px;bottom:236px;letter-spacing:-0.19px;word-spacing:3.77px;}
#t2t_129{left:587px;bottom:236px;letter-spacing:-0.18px;}
#t2u_129{left:646px;bottom:236px;letter-spacing:-0.14px;word-spacing:2.12px;}
#t2v_129{left:110px;bottom:215px;letter-spacing:-0.17px;}
#t2w_129{left:154px;bottom:215px;letter-spacing:-0.13px;word-spacing:1.56px;}
#t2x_129{left:497px;bottom:215px;letter-spacing:-0.18px;}
#t2y_129{left:546px;bottom:215px;letter-spacing:-0.14px;word-spacing:1.58px;}
#t2z_129{left:659px;bottom:215px;letter-spacing:-0.18px;}
#t30_129{left:717px;bottom:215px;letter-spacing:-0.17px;word-spacing:3.82px;}
#t31_129{left:110px;bottom:194px;letter-spacing:-0.19px;}
#t32_129{left:154px;bottom:194px;letter-spacing:-0.17px;}
#t33_129{left:212px;bottom:194px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t34_129{left:110px;bottom:158px;letter-spacing:-0.17px;}
#t35_129{left:168px;bottom:158px;letter-spacing:-0.12px;word-spacing:1.03px;}
#t36_129{left:198px;bottom:158px;letter-spacing:-1px;}
#t37_129{left:261px;bottom:158px;letter-spacing:-0.17px;word-spacing:1.09px;}
#t38_129{left:710px;bottom:158px;letter-spacing:-0.18px;}
#t39_129{left:759px;bottom:158px;letter-spacing:-0.15px;word-spacing:1.03px;}

.s1_129{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_129{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_129{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s4_129{font-size:14px;font-family:CMTT9_1gr;color:#000;}
.s5_129{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s6_129{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s7_129{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s8_129{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s9_129{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.sa_129{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.sb_129{font-size:14px;font-family:CMBX9_1fk;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts129" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

@font-face {
	font-family: CMTT9_1gr;
	src: url("fonts/CMTT9_1gr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg129Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg129" style="-webkit-user-select: none;"><object width="935" height="1210" data="129/129.svg" type="image/svg+xml" id="pdf129" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_129" class="t s1_129">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_129" class="t s2_129">115 </span>
<span id="t3_129" class="t s3_129">VSXLEN-1 </span><span id="t4_129" class="t s3_129">0 </span>
<span id="t5_129" class="t s4_129">vsscratch </span>
<span id="t6_129" class="t s5_129">VSXLEN </span>
<span id="t7_129" class="t s2_129">Figure 8.28: Virtual supervisor scratch register (</span><span id="t8_129" class="t s6_129">vsscratch</span><span id="t9_129" class="t s2_129">). </span>
<span id="ta_129" class="t s7_129">8.2.15 </span><span id="tb_129" class="t s7_129">Virtual Supervisor Exception Program Counter (</span><span id="tc_129" class="t s8_129">vsepc</span><span id="td_129" class="t s7_129">) </span>
<span id="te_129" class="t s2_129">The </span><span id="tf_129" class="t s6_129">vsepc </span><span id="tg_129" class="t s2_129">register is a VSXLEN-bit read/write register that is VS-mode’s version of supervisor </span>
<span id="th_129" class="t s2_129">register </span><span id="ti_129" class="t s6_129">sepc</span><span id="tj_129" class="t s2_129">, formatted as shown in Figure </span><span id="tk_129" class="t s9_129">8.29</span><span id="tl_129" class="t s2_129">. </span><span id="tm_129" class="t s2_129">When V=1, </span><span id="tn_129" class="t s6_129">vsepc </span><span id="to_129" class="t s2_129">substitutes for the usual </span>
<span id="tp_129" class="t s6_129">sepc</span><span id="tq_129" class="t s2_129">, so instructions that normally read or modify </span><span id="tr_129" class="t s6_129">sepc </span><span id="ts_129" class="t s2_129">actually access </span><span id="tt_129" class="t s6_129">vsepc </span><span id="tu_129" class="t s2_129">instead. </span><span id="tv_129" class="t s2_129">When </span>
<span id="tw_129" class="t s2_129">V=0, </span><span id="tx_129" class="t s6_129">vsepc </span><span id="ty_129" class="t s2_129" data-mappings='[[19,"ff"]]'>does not directly aﬀect the behavior of the machine. </span>
<span id="tz_129" class="t s6_129">vsepc </span><span id="t10_129" class="t s2_129">is a </span><span id="t11_129" class="t sa_129">WARL </span><span id="t12_129" class="t s2_129">register that must be able to hold the same set of values that </span><span id="t13_129" class="t s6_129">sepc </span><span id="t14_129" class="t s2_129">can hold. </span>
<span id="t15_129" class="t s3_129">VSXLEN-1 </span><span id="t16_129" class="t s3_129">0 </span>
<span id="t17_129" class="t s4_129">vsepc </span>
<span id="t18_129" class="t s5_129">VSXLEN </span>
<span id="t19_129" class="t s2_129">Figure 8.29: Virtual supervisor exception program counter (</span><span id="t1a_129" class="t s6_129">vsepc</span><span id="t1b_129" class="t s2_129">). </span>
<span id="t1c_129" class="t s7_129">8.2.16 </span><span id="t1d_129" class="t s7_129">Virtual Supervisor Cause Register (</span><span id="t1e_129" class="t s8_129">vscause</span><span id="t1f_129" class="t s7_129">) </span>
<span id="t1g_129" class="t s2_129">The </span><span id="t1h_129" class="t s6_129">vscause </span><span id="t1i_129" class="t s2_129">register is a VSXLEN-bit read/write register that is VS-mode’s version of supervisor </span>
<span id="t1j_129" class="t s2_129">register </span><span id="t1k_129" class="t s6_129">scause</span><span id="t1l_129" class="t s2_129">, formatted as shown in Figure </span><span id="t1m_129" class="t s9_129">8.30</span><span id="t1n_129" class="t s2_129">. When V=1, </span><span id="t1o_129" class="t s6_129">vscause </span><span id="t1p_129" class="t s2_129">substitutes for the usual </span>
<span id="t1q_129" class="t s6_129">scause</span><span id="t1r_129" class="t s2_129">, so instructions that normally read or modify </span><span id="t1s_129" class="t s6_129">scause </span><span id="t1t_129" class="t s2_129">actually access </span><span id="t1u_129" class="t s6_129">vscause </span><span id="t1v_129" class="t s2_129">instead. </span>
<span id="t1w_129" class="t s2_129">When V=0, </span><span id="t1x_129" class="t s6_129">vscause </span><span id="t1y_129" class="t s2_129" data-mappings='[[19,"ff"]]'>does not directly aﬀect the behavior of the machine. </span>
<span id="t1z_129" class="t s6_129">vscause </span><span id="t20_129" class="t s2_129">is a </span><span id="t21_129" class="t sa_129">WLRL </span><span id="t22_129" class="t s2_129">register that must be able to hold the same set of values that </span><span id="t23_129" class="t s6_129">scause </span><span id="t24_129" class="t s2_129">can </span>
<span id="t25_129" class="t s2_129">hold. </span>
<span id="t26_129" class="t s3_129">VSXLEN-1 VSXLEN-2 </span><span id="t27_129" class="t s3_129">0 </span>
<span id="t28_129" class="t s5_129">Interrupt </span><span id="t29_129" class="t s5_129">Exception Code (</span><span id="t2a_129" class="t sb_129">WLRL</span><span id="t2b_129" class="t s5_129">) </span>
<span id="t2c_129" class="t s5_129">1 </span><span id="t2d_129" class="t s5_129">VSXLEN-1 </span>
<span id="t2e_129" class="t s2_129">Figure 8.30: Virtual supervisor cause register (</span><span id="t2f_129" class="t s6_129">vscause</span><span id="t2g_129" class="t s2_129">). </span>
<span id="t2h_129" class="t s7_129">8.2.17 </span><span id="t2i_129" class="t s7_129">Virtual Supervisor Trap Value Register (</span><span id="t2j_129" class="t s8_129">vstval</span><span id="t2k_129" class="t s7_129">) </span>
<span id="t2l_129" class="t s2_129">The </span><span id="t2m_129" class="t s6_129">vstval </span><span id="t2n_129" class="t s2_129">register is a VSXLEN-bit read/write register that is VS-mode’s version of supervisor </span>
<span id="t2o_129" class="t s2_129">register </span><span id="t2p_129" class="t s6_129">stval</span><span id="t2q_129" class="t s2_129">, formatted as shown in Figure </span><span id="t2r_129" class="t s9_129">8.31</span><span id="t2s_129" class="t s2_129">. When V=1, </span><span id="t2t_129" class="t s6_129">vstval </span><span id="t2u_129" class="t s2_129">substitutes for the usual </span>
<span id="t2v_129" class="t s6_129">stval</span><span id="t2w_129" class="t s2_129">, so instructions that normally read or modify </span><span id="t2x_129" class="t s6_129">stval </span><span id="t2y_129" class="t s2_129">actually access </span><span id="t2z_129" class="t s6_129">vstval </span><span id="t30_129" class="t s2_129">instead. When </span>
<span id="t31_129" class="t s2_129">V=0, </span><span id="t32_129" class="t s6_129">vstval </span><span id="t33_129" class="t s2_129" data-mappings='[[19,"ff"]]'>does not directly aﬀect the behavior of the machine. </span>
<span id="t34_129" class="t s6_129">vstval </span><span id="t35_129" class="t s2_129">is a </span><span id="t36_129" class="t sa_129">WARL </span><span id="t37_129" class="t s2_129">register that must be able to hold the same set of values that </span><span id="t38_129" class="t s6_129">stval </span><span id="t39_129" class="t s2_129">can hold. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
