
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	40 31 00 20 79 43 00 00 6d 94 00 00 4d 43 00 00     @1. yC..m...MC..
  10:	4d 43 00 00 4d 43 00 00 4d 43 00 00 00 00 00 00     MC..MC..MC......
	...
  2c:	35 3c 00 00 4d 43 00 00 00 00 00 00 e1 3b 00 00     5<..MC.......;..
  3c:	4d 43 00 00                                         MC..

00000040 <_irq_vector_table>:
  40:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  50:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  60:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  70:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  80:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  90:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  a0:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  b0:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  c0:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  d0:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  e0:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..
  f0:	e5 3c 00 00 e5 3c 00 00 e5 3c 00 00 e5 3c 00 00     .<...<...<...<..

Disassembly of section text:

00000100 <__aeabi_drsub>:
     100:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     104:	e002      	b.n	10c <__adddf3>
     106:	bf00      	nop

00000108 <__aeabi_dsub>:
     108:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000010c <__adddf3>:
     10c:	b530      	push	{r4, r5, lr}
     10e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     112:	ea4f 0543 	mov.w	r5, r3, lsl #1
     116:	ea94 0f05 	teq	r4, r5
     11a:	bf08      	it	eq
     11c:	ea90 0f02 	teqeq	r0, r2
     120:	bf1f      	itttt	ne
     122:	ea54 0c00 	orrsne.w	ip, r4, r0
     126:	ea55 0c02 	orrsne.w	ip, r5, r2
     12a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     12e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     132:	f000 80e2 	beq.w	2fa <__data_size+0xb6>
     136:	ea4f 5454 	mov.w	r4, r4, lsr #21
     13a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     13e:	bfb8      	it	lt
     140:	426d      	neglt	r5, r5
     142:	dd0c      	ble.n	15e <CONFIG_IDLE_STACK_SIZE+0x1e>
     144:	442c      	add	r4, r5
     146:	ea80 0202 	eor.w	r2, r0, r2
     14a:	ea81 0303 	eor.w	r3, r1, r3
     14e:	ea82 0000 	eor.w	r0, r2, r0
     152:	ea83 0101 	eor.w	r1, r3, r1
     156:	ea80 0202 	eor.w	r2, r0, r2
     15a:	ea81 0303 	eor.w	r3, r1, r3
     15e:	2d36      	cmp	r5, #54	; 0x36
     160:	bf88      	it	hi
     162:	bd30      	pophi	{r4, r5, pc}
     164:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     168:	ea4f 3101 	mov.w	r1, r1, lsl #12
     16c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     170:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     174:	d002      	beq.n	17c <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xf>
     176:	4240      	negs	r0, r0
     178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     17c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     180:	ea4f 3303 	mov.w	r3, r3, lsl #12
     184:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     188:	d002      	beq.n	190 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x23>
     18a:	4252      	negs	r2, r2
     18c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     190:	ea94 0f05 	teq	r4, r5
     194:	f000 80a7 	beq.w	2e6 <__data_size+0xa2>
     198:	f1a4 0401 	sub.w	r4, r4, #1
     19c:	f1d5 0e20 	rsbs	lr, r5, #32
     1a0:	db0d      	blt.n	1be <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x51>
     1a2:	fa02 fc0e 	lsl.w	ip, r2, lr
     1a6:	fa22 f205 	lsr.w	r2, r2, r5
     1aa:	1880      	adds	r0, r0, r2
     1ac:	f141 0100 	adc.w	r1, r1, #0
     1b0:	fa03 f20e 	lsl.w	r2, r3, lr
     1b4:	1880      	adds	r0, r0, r2
     1b6:	fa43 f305 	asr.w	r3, r3, r5
     1ba:	4159      	adcs	r1, r3
     1bc:	e00e      	b.n	1dc <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6f>
     1be:	f1a5 0520 	sub.w	r5, r5, #32
     1c2:	f10e 0e20 	add.w	lr, lr, #32
     1c6:	2a01      	cmp	r2, #1
     1c8:	fa03 fc0e 	lsl.w	ip, r3, lr
     1cc:	bf28      	it	cs
     1ce:	f04c 0c02 	orrcs.w	ip, ip, #2
     1d2:	fa43 f305 	asr.w	r3, r3, r5
     1d6:	18c0      	adds	r0, r0, r3
     1d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     1dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     1e0:	d507      	bpl.n	1f2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x85>
     1e2:	f04f 0e00 	mov.w	lr, #0
     1e6:	f1dc 0c00 	rsbs	ip, ip, #0
     1ea:	eb7e 0000 	sbcs.w	r0, lr, r0
     1ee:	eb6e 0101 	sbc.w	r1, lr, r1
     1f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     1f6:	d31b      	bcc.n	230 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xc3>
     1f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     1fc:	d30c      	bcc.n	218 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xab>
     1fe:	0849      	lsrs	r1, r1, #1
     200:	ea5f 0030 	movs.w	r0, r0, rrx
     204:	ea4f 0c3c 	mov.w	ip, ip, rrx
     208:	f104 0401 	add.w	r4, r4, #1
     20c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     210:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     214:	f080 809a 	bcs.w	34c <__data_size+0x108>
     218:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     21c:	bf08      	it	eq
     21e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     222:	f150 0000 	adcs.w	r0, r0, #0
     226:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     22a:	ea41 0105 	orr.w	r1, r1, r5
     22e:	bd30      	pop	{r4, r5, pc}
     230:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     234:	4140      	adcs	r0, r0
     236:	eb41 0101 	adc.w	r1, r1, r1
     23a:	3c01      	subs	r4, #1
     23c:	bf28      	it	cs
     23e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     242:	d2e9      	bcs.n	218 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xab>
     244:	f091 0f00 	teq	r1, #0
     248:	bf04      	itt	eq
     24a:	4601      	moveq	r1, r0
     24c:	2000      	moveq	r0, #0
     24e:	fab1 f381 	clz	r3, r1
     252:	bf08      	it	eq
     254:	3320      	addeq	r3, #32
     256:	f1a3 030b 	sub.w	r3, r3, #11
     25a:	f1b3 0220 	subs.w	r2, r3, #32
     25e:	da0c      	bge.n	27a <__data_size+0x36>
     260:	320c      	adds	r2, #12
     262:	dd08      	ble.n	276 <__data_size+0x32>
     264:	f102 0c14 	add.w	ip, r2, #20
     268:	f1c2 020c 	rsb	r2, r2, #12
     26c:	fa01 f00c 	lsl.w	r0, r1, ip
     270:	fa21 f102 	lsr.w	r1, r1, r2
     274:	e00c      	b.n	290 <__data_size+0x4c>
     276:	f102 0214 	add.w	r2, r2, #20
     27a:	bfd8      	it	le
     27c:	f1c2 0c20 	rsble	ip, r2, #32
     280:	fa01 f102 	lsl.w	r1, r1, r2
     284:	fa20 fc0c 	lsr.w	ip, r0, ip
     288:	bfdc      	itt	le
     28a:	ea41 010c 	orrle.w	r1, r1, ip
     28e:	4090      	lslle	r0, r2
     290:	1ae4      	subs	r4, r4, r3
     292:	bfa2      	ittt	ge
     294:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     298:	4329      	orrge	r1, r5
     29a:	bd30      	popge	{r4, r5, pc}
     29c:	ea6f 0404 	mvn.w	r4, r4
     2a0:	3c1f      	subs	r4, #31
     2a2:	da1c      	bge.n	2de <__data_size+0x9a>
     2a4:	340c      	adds	r4, #12
     2a6:	dc0e      	bgt.n	2c6 <__data_size+0x82>
     2a8:	f104 0414 	add.w	r4, r4, #20
     2ac:	f1c4 0220 	rsb	r2, r4, #32
     2b0:	fa20 f004 	lsr.w	r0, r0, r4
     2b4:	fa01 f302 	lsl.w	r3, r1, r2
     2b8:	ea40 0003 	orr.w	r0, r0, r3
     2bc:	fa21 f304 	lsr.w	r3, r1, r4
     2c0:	ea45 0103 	orr.w	r1, r5, r3
     2c4:	bd30      	pop	{r4, r5, pc}
     2c6:	f1c4 040c 	rsb	r4, r4, #12
     2ca:	f1c4 0220 	rsb	r2, r4, #32
     2ce:	fa20 f002 	lsr.w	r0, r0, r2
     2d2:	fa01 f304 	lsl.w	r3, r1, r4
     2d6:	ea40 0003 	orr.w	r0, r0, r3
     2da:	4629      	mov	r1, r5
     2dc:	bd30      	pop	{r4, r5, pc}
     2de:	fa21 f004 	lsr.w	r0, r1, r4
     2e2:	4629      	mov	r1, r5
     2e4:	bd30      	pop	{r4, r5, pc}
     2e6:	f094 0f00 	teq	r4, #0
     2ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     2ee:	bf06      	itte	eq
     2f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     2f4:	3401      	addeq	r4, #1
     2f6:	3d01      	subne	r5, #1
     2f8:	e74e      	b.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     2fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     2fe:	bf18      	it	ne
     300:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     304:	d029      	beq.n	35a <__data_size+0x116>
     306:	ea94 0f05 	teq	r4, r5
     30a:	bf08      	it	eq
     30c:	ea90 0f02 	teqeq	r0, r2
     310:	d005      	beq.n	31e <__data_size+0xda>
     312:	ea54 0c00 	orrs.w	ip, r4, r0
     316:	bf04      	itt	eq
     318:	4619      	moveq	r1, r3
     31a:	4610      	moveq	r0, r2
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	ea91 0f03 	teq	r1, r3
     322:	bf1e      	ittt	ne
     324:	2100      	movne	r1, #0
     326:	2000      	movne	r0, #0
     328:	bd30      	popne	{r4, r5, pc}
     32a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     32e:	d105      	bne.n	33c <__data_size+0xf8>
     330:	0040      	lsls	r0, r0, #1
     332:	4149      	adcs	r1, r1
     334:	bf28      	it	cs
     336:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     33a:	bd30      	pop	{r4, r5, pc}
     33c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     340:	bf3c      	itt	cc
     342:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     346:	bd30      	popcc	{r4, r5, pc}
     348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     34c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     354:	f04f 0000 	mov.w	r0, #0
     358:	bd30      	pop	{r4, r5, pc}
     35a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     35e:	bf1a      	itte	ne
     360:	4619      	movne	r1, r3
     362:	4610      	movne	r0, r2
     364:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     368:	bf1c      	itt	ne
     36a:	460b      	movne	r3, r1
     36c:	4602      	movne	r2, r0
     36e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     372:	bf06      	itte	eq
     374:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     378:	ea91 0f03 	teqeq	r1, r3
     37c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     380:	bd30      	pop	{r4, r5, pc}
     382:	bf00      	nop

00000384 <__aeabi_ui2d>:
     384:	f090 0f00 	teq	r0, #0
     388:	bf04      	itt	eq
     38a:	2100      	moveq	r1, #0
     38c:	4770      	bxeq	lr
     38e:	b530      	push	{r4, r5, lr}
     390:	f44f 6480 	mov.w	r4, #1024	; 0x400
     394:	f104 0432 	add.w	r4, r4, #50	; 0x32
     398:	f04f 0500 	mov.w	r5, #0
     39c:	f04f 0100 	mov.w	r1, #0
     3a0:	e750      	b.n	244 <__data_size>
     3a2:	bf00      	nop

000003a4 <__aeabi_i2d>:
     3a4:	f090 0f00 	teq	r0, #0
     3a8:	bf04      	itt	eq
     3aa:	2100      	moveq	r1, #0
     3ac:	4770      	bxeq	lr
     3ae:	b530      	push	{r4, r5, lr}
     3b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     3bc:	bf48      	it	mi
     3be:	4240      	negmi	r0, r0
     3c0:	f04f 0100 	mov.w	r1, #0
     3c4:	e73e      	b.n	244 <__data_size>
     3c6:	bf00      	nop

000003c8 <__aeabi_f2d>:
     3c8:	0042      	lsls	r2, r0, #1
     3ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
     3ce:	ea4f 0131 	mov.w	r1, r1, rrx
     3d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
     3d6:	bf1f      	itttt	ne
     3d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     3dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     3e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     3e4:	4770      	bxne	lr
     3e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     3ea:	bf08      	it	eq
     3ec:	4770      	bxeq	lr
     3ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     3f2:	bf04      	itt	eq
     3f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     3f8:	4770      	bxeq	lr
     3fa:	b530      	push	{r4, r5, lr}
     3fc:	f44f 7460 	mov.w	r4, #896	; 0x380
     400:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     404:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     408:	e71c      	b.n	244 <__data_size>
     40a:	bf00      	nop

0000040c <__aeabi_ul2d>:
     40c:	ea50 0201 	orrs.w	r2, r0, r1
     410:	bf08      	it	eq
     412:	4770      	bxeq	lr
     414:	b530      	push	{r4, r5, lr}
     416:	f04f 0500 	mov.w	r5, #0
     41a:	e00a      	b.n	432 <__aeabi_l2d+0x16>

0000041c <__aeabi_l2d>:
     41c:	ea50 0201 	orrs.w	r2, r0, r1
     420:	bf08      	it	eq
     422:	4770      	bxeq	lr
     424:	b530      	push	{r4, r5, lr}
     426:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     42a:	d502      	bpl.n	432 <__aeabi_l2d+0x16>
     42c:	4240      	negs	r0, r0
     42e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     432:	f44f 6480 	mov.w	r4, #1024	; 0x400
     436:	f104 0432 	add.w	r4, r4, #50	; 0x32
     43a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     43e:	f43f aed8 	beq.w	1f2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x85>
     442:	f04f 0203 	mov.w	r2, #3
     446:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     44a:	bf18      	it	ne
     44c:	3203      	addne	r2, #3
     44e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     452:	bf18      	it	ne
     454:	3203      	addne	r2, #3
     456:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     45a:	f1c2 0320 	rsb	r3, r2, #32
     45e:	fa00 fc03 	lsl.w	ip, r0, r3
     462:	fa20 f002 	lsr.w	r0, r0, r2
     466:	fa01 fe03 	lsl.w	lr, r1, r3
     46a:	ea40 000e 	orr.w	r0, r0, lr
     46e:	fa21 f102 	lsr.w	r1, r1, r2
     472:	4414      	add	r4, r2
     474:	e6bd      	b.n	1f2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x85>
     476:	bf00      	nop

00000478 <__aeabi_dmul>:
     478:	b570      	push	{r4, r5, r6, lr}
     47a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     47e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     486:	bf1d      	ittte	ne
     488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     48c:	ea94 0f0c 	teqne	r4, ip
     490:	ea95 0f0c 	teqne	r5, ip
     494:	f000 f8de 	bleq	654 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16c>
     498:	442c      	add	r4, r5
     49a:	ea81 0603 	eor.w	r6, r1, r3
     49e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     4aa:	bf18      	it	ne
     4ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     4b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     4b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     4b8:	d038      	beq.n	52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>
     4ba:	fba0 ce02 	umull	ip, lr, r0, r2
     4be:	f04f 0500 	mov.w	r5, #0
     4c2:	fbe1 e502 	umlal	lr, r5, r1, r2
     4c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     4ca:	fbe0 e503 	umlal	lr, r5, r0, r3
     4ce:	f04f 0600 	mov.w	r6, #0
     4d2:	fbe1 5603 	umlal	r5, r6, r1, r3
     4d6:	f09c 0f00 	teq	ip, #0
     4da:	bf18      	it	ne
     4dc:	f04e 0e01 	orrne.w	lr, lr, #1
     4e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     4e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     4e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     4ec:	d204      	bcs.n	4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>
     4ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     4f2:	416d      	adcs	r5, r5
     4f4:	eb46 0606 	adc.w	r6, r6, r6
     4f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     4fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     500:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     504:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     508:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     50c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     510:	bf88      	it	hi
     512:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     516:	d81e      	bhi.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     518:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     51c:	bf08      	it	eq
     51e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     522:	f150 0000 	adcs.w	r0, r0, #0
     526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     52a:	bd70      	pop	{r4, r5, r6, pc}
     52c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     530:	ea46 0101 	orr.w	r1, r6, r1
     534:	ea40 0002 	orr.w	r0, r0, r2
     538:	ea81 0103 	eor.w	r1, r1, r3
     53c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     540:	bfc2      	ittt	gt
     542:	ebd4 050c 	rsbsgt	r5, r4, ip
     546:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     54a:	bd70      	popgt	{r4, r5, r6, pc}
     54c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     550:	f04f 0e00 	mov.w	lr, #0
     554:	3c01      	subs	r4, #1
     556:	f300 80ab 	bgt.w	6b0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c8>
     55a:	f114 0f36 	cmn.w	r4, #54	; 0x36
     55e:	bfde      	ittt	le
     560:	2000      	movle	r0, #0
     562:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     566:	bd70      	pople	{r4, r5, r6, pc}
     568:	f1c4 0400 	rsb	r4, r4, #0
     56c:	3c20      	subs	r4, #32
     56e:	da35      	bge.n	5dc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf4>
     570:	340c      	adds	r4, #12
     572:	dc1b      	bgt.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
     574:	f104 0414 	add.w	r4, r4, #20
     578:	f1c4 0520 	rsb	r5, r4, #32
     57c:	fa00 f305 	lsl.w	r3, r0, r5
     580:	fa20 f004 	lsr.w	r0, r0, r4
     584:	fa01 f205 	lsl.w	r2, r1, r5
     588:	ea40 0002 	orr.w	r0, r0, r2
     58c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     590:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     598:	fa21 f604 	lsr.w	r6, r1, r4
     59c:	eb42 0106 	adc.w	r1, r2, r6
     5a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5a4:	bf08      	it	eq
     5a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5aa:	bd70      	pop	{r4, r5, r6, pc}
     5ac:	f1c4 040c 	rsb	r4, r4, #12
     5b0:	f1c4 0520 	rsb	r5, r4, #32
     5b4:	fa00 f304 	lsl.w	r3, r0, r4
     5b8:	fa20 f005 	lsr.w	r0, r0, r5
     5bc:	fa01 f204 	lsl.w	r2, r1, r4
     5c0:	ea40 0002 	orr.w	r0, r0, r2
     5c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5cc:	f141 0100 	adc.w	r1, r1, #0
     5d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5d4:	bf08      	it	eq
     5d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5da:	bd70      	pop	{r4, r5, r6, pc}
     5dc:	f1c4 0520 	rsb	r5, r4, #32
     5e0:	fa00 f205 	lsl.w	r2, r0, r5
     5e4:	ea4e 0e02 	orr.w	lr, lr, r2
     5e8:	fa20 f304 	lsr.w	r3, r0, r4
     5ec:	fa01 f205 	lsl.w	r2, r1, r5
     5f0:	ea43 0302 	orr.w	r3, r3, r2
     5f4:	fa21 f004 	lsr.w	r0, r1, r4
     5f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5fc:	fa21 f204 	lsr.w	r2, r1, r4
     600:	ea20 0002 	bic.w	r0, r0, r2
     604:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     60c:	bf08      	it	eq
     60e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     612:	bd70      	pop	{r4, r5, r6, pc}
     614:	f094 0f00 	teq	r4, #0
     618:	d10f      	bne.n	63a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x152>
     61a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     61e:	0040      	lsls	r0, r0, #1
     620:	eb41 0101 	adc.w	r1, r1, r1
     624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     628:	bf08      	it	eq
     62a:	3c01      	subeq	r4, #1
     62c:	d0f7      	beq.n	61e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x136>
     62e:	ea41 0106 	orr.w	r1, r1, r6
     632:	f095 0f00 	teq	r5, #0
     636:	bf18      	it	ne
     638:	4770      	bxne	lr
     63a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     63e:	0052      	lsls	r2, r2, #1
     640:	eb43 0303 	adc.w	r3, r3, r3
     644:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     648:	bf08      	it	eq
     64a:	3d01      	subeq	r5, #1
     64c:	d0f7      	beq.n	63e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x156>
     64e:	ea43 0306 	orr.w	r3, r3, r6
     652:	4770      	bx	lr
     654:	ea94 0f0c 	teq	r4, ip
     658:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     65c:	bf18      	it	ne
     65e:	ea95 0f0c 	teqne	r5, ip
     662:	d00c      	beq.n	67e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x196>
     664:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     668:	bf18      	it	ne
     66a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     66e:	d1d1      	bne.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     670:	ea81 0103 	eor.w	r1, r1, r3
     674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     678:	f04f 0000 	mov.w	r0, #0
     67c:	bd70      	pop	{r4, r5, r6, pc}
     67e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     682:	bf06      	itte	eq
     684:	4610      	moveq	r0, r2
     686:	4619      	moveq	r1, r3
     688:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     68c:	d019      	beq.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     68e:	ea94 0f0c 	teq	r4, ip
     692:	d102      	bne.n	69a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1b2>
     694:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     698:	d113      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     69a:	ea95 0f0c 	teq	r5, ip
     69e:	d105      	bne.n	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     6a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6a4:	bf1c      	itt	ne
     6a6:	4610      	movne	r0, r2
     6a8:	4619      	movne	r1, r3
     6aa:	d10a      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     6ac:	ea81 0103 	eor.w	r1, r1, r3
     6b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     6bc:	f04f 0000 	mov.w	r0, #0
     6c0:	bd70      	pop	{r4, r5, r6, pc}
     6c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     6ca:	bd70      	pop	{r4, r5, r6, pc}

000006cc <__aeabi_ddiv>:
     6cc:	b570      	push	{r4, r5, r6, lr}
     6ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
     6d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     6d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     6da:	bf1d      	ittte	ne
     6dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     6e0:	ea94 0f0c 	teqne	r4, ip
     6e4:	ea95 0f0c 	teqne	r5, ip
     6e8:	f000 f8a7 	bleq	83a <CONFIG_ISR_STACK_SIZE+0x3a>
     6ec:	eba4 0405 	sub.w	r4, r4, r5
     6f0:	ea81 0e03 	eor.w	lr, r1, r3
     6f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     6f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     6fc:	f000 8088 	beq.w	810 <CONFIG_ISR_STACK_SIZE+0x10>
     700:	ea4f 3303 	mov.w	r3, r3, lsl #12
     704:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     708:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     70c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     710:	ea4f 2202 	mov.w	r2, r2, lsl #8
     714:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     718:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     71c:	ea4f 2600 	mov.w	r6, r0, lsl #8
     720:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     724:	429d      	cmp	r5, r3
     726:	bf08      	it	eq
     728:	4296      	cmpeq	r6, r2
     72a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     72e:	f504 7440 	add.w	r4, r4, #768	; 0x300
     732:	d202      	bcs.n	73a <__aeabi_ddiv+0x6e>
     734:	085b      	lsrs	r3, r3, #1
     736:	ea4f 0232 	mov.w	r2, r2, rrx
     73a:	1ab6      	subs	r6, r6, r2
     73c:	eb65 0503 	sbc.w	r5, r5, r3
     740:	085b      	lsrs	r3, r3, #1
     742:	ea4f 0232 	mov.w	r2, r2, rrx
     746:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     74a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     74e:	ebb6 0e02 	subs.w	lr, r6, r2
     752:	eb75 0e03 	sbcs.w	lr, r5, r3
     756:	bf22      	ittt	cs
     758:	1ab6      	subcs	r6, r6, r2
     75a:	4675      	movcs	r5, lr
     75c:	ea40 000c 	orrcs.w	r0, r0, ip
     760:	085b      	lsrs	r3, r3, #1
     762:	ea4f 0232 	mov.w	r2, r2, rrx
     766:	ebb6 0e02 	subs.w	lr, r6, r2
     76a:	eb75 0e03 	sbcs.w	lr, r5, r3
     76e:	bf22      	ittt	cs
     770:	1ab6      	subcs	r6, r6, r2
     772:	4675      	movcs	r5, lr
     774:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     778:	085b      	lsrs	r3, r3, #1
     77a:	ea4f 0232 	mov.w	r2, r2, rrx
     77e:	ebb6 0e02 	subs.w	lr, r6, r2
     782:	eb75 0e03 	sbcs.w	lr, r5, r3
     786:	bf22      	ittt	cs
     788:	1ab6      	subcs	r6, r6, r2
     78a:	4675      	movcs	r5, lr
     78c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     790:	085b      	lsrs	r3, r3, #1
     792:	ea4f 0232 	mov.w	r2, r2, rrx
     796:	ebb6 0e02 	subs.w	lr, r6, r2
     79a:	eb75 0e03 	sbcs.w	lr, r5, r3
     79e:	bf22      	ittt	cs
     7a0:	1ab6      	subcs	r6, r6, r2
     7a2:	4675      	movcs	r5, lr
     7a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     7a8:	ea55 0e06 	orrs.w	lr, r5, r6
     7ac:	d018      	beq.n	7e0 <__aeabi_ddiv+0x114>
     7ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
     7b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     7b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
     7ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     7be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     7c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     7ca:	d1c0      	bne.n	74e <__aeabi_ddiv+0x82>
     7cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7d0:	d10b      	bne.n	7ea <__aeabi_ddiv+0x11e>
     7d2:	ea41 0100 	orr.w	r1, r1, r0
     7d6:	f04f 0000 	mov.w	r0, #0
     7da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     7de:	e7b6      	b.n	74e <__aeabi_ddiv+0x82>
     7e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7e4:	bf04      	itt	eq
     7e6:	4301      	orreq	r1, r0
     7e8:	2000      	moveq	r0, #0
     7ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     7ee:	bf88      	it	hi
     7f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     7f4:	f63f aeaf 	bhi.w	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     7f8:	ebb5 0c03 	subs.w	ip, r5, r3
     7fc:	bf04      	itt	eq
     7fe:	ebb6 0c02 	subseq.w	ip, r6, r2
     802:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     806:	f150 0000 	adcs.w	r0, r0, #0
     80a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     80e:	bd70      	pop	{r4, r5, r6, pc}
     810:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     814:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     818:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     81c:	bfc2      	ittt	gt
     81e:	ebd4 050c 	rsbsgt	r5, r4, ip
     822:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     826:	bd70      	popgt	{r4, r5, r6, pc}
     828:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     82c:	f04f 0e00 	mov.w	lr, #0
     830:	3c01      	subs	r4, #1
     832:	e690      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     834:	ea45 0e06 	orr.w	lr, r5, r6
     838:	e68d      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     83a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     83e:	ea94 0f0c 	teq	r4, ip
     842:	bf08      	it	eq
     844:	ea95 0f0c 	teqeq	r5, ip
     848:	f43f af3b 	beq.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     84c:	ea94 0f0c 	teq	r4, ip
     850:	d10a      	bne.n	868 <CONFIG_ISR_STACK_SIZE+0x68>
     852:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     856:	f47f af34 	bne.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     85a:	ea95 0f0c 	teq	r5, ip
     85e:	f47f af25 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     862:	4610      	mov	r0, r2
     864:	4619      	mov	r1, r3
     866:	e72c      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     868:	ea95 0f0c 	teq	r5, ip
     86c:	d106      	bne.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
     86e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     872:	f43f aefd 	beq.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     876:	4610      	mov	r0, r2
     878:	4619      	mov	r1, r3
     87a:	e722      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     87c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     880:	bf18      	it	ne
     882:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     886:	f47f aec5 	bne.w	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     88a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     88e:	f47f af0d 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     892:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     896:	f47f aeeb 	bne.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     89a:	e712      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>

0000089c <__aeabi_d2f>:
     89c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     8a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     8a4:	bf24      	itt	cs
     8a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     8aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     8ae:	d90d      	bls.n	8cc <__aeabi_d2f+0x30>
     8b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     8b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     8b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     8bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     8c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     8c4:	bf08      	it	eq
     8c6:	f020 0001 	biceq.w	r0, r0, #1
     8ca:	4770      	bx	lr
     8cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     8d0:	d121      	bne.n	916 <__aeabi_d2f+0x7a>
     8d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     8d6:	bfbc      	itt	lt
     8d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     8dc:	4770      	bxlt	lr
     8de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     8e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
     8e6:	f1c2 0218 	rsb	r2, r2, #24
     8ea:	f1c2 0c20 	rsb	ip, r2, #32
     8ee:	fa10 f30c 	lsls.w	r3, r0, ip
     8f2:	fa20 f002 	lsr.w	r0, r0, r2
     8f6:	bf18      	it	ne
     8f8:	f040 0001 	orrne.w	r0, r0, #1
     8fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     900:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     904:	fa03 fc0c 	lsl.w	ip, r3, ip
     908:	ea40 000c 	orr.w	r0, r0, ip
     90c:	fa23 f302 	lsr.w	r3, r3, r2
     910:	ea4f 0343 	mov.w	r3, r3, lsl #1
     914:	e7cc      	b.n	8b0 <__aeabi_d2f+0x14>
     916:	ea7f 5362 	mvns.w	r3, r2, asr #21
     91a:	d107      	bne.n	92c <__aeabi_d2f+0x90>
     91c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     920:	bf1e      	ittt	ne
     922:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     926:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     92a:	4770      	bxne	lr
     92c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     930:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     934:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     938:	4770      	bx	lr
     93a:	bf00      	nop

0000093c <__aeabi_uldivmod>:
     93c:	b953      	cbnz	r3, 954 <__aeabi_uldivmod+0x18>
     93e:	b94a      	cbnz	r2, 954 <__aeabi_uldivmod+0x18>
     940:	2900      	cmp	r1, #0
     942:	bf08      	it	eq
     944:	2800      	cmpeq	r0, #0
     946:	bf1c      	itt	ne
     948:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     94c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     950:	f000 b80c 	b.w	96c <__aeabi_idiv0>
     954:	f1ad 0c08 	sub.w	ip, sp, #8
     958:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     95c:	f000 f890 	bl	a80 <__udivmoddi4>
     960:	f8dd e004 	ldr.w	lr, [sp, #4]
     964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     968:	b004      	add	sp, #16
     96a:	4770      	bx	lr

0000096c <__aeabi_idiv0>:
     96c:	4770      	bx	lr
     96e:	bf00      	nop

00000970 <__gedf2>:
     970:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
     974:	e006      	b.n	984 <__cmpdf2+0x4>
     976:	bf00      	nop

00000978 <__ledf2>:
     978:	f04f 0c01 	mov.w	ip, #1
     97c:	e002      	b.n	984 <__cmpdf2+0x4>
     97e:	bf00      	nop

00000980 <__cmpdf2>:
     980:	f04f 0c01 	mov.w	ip, #1
     984:	f84d cd04 	str.w	ip, [sp, #-4]!
     988:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     98c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     994:	bf18      	it	ne
     996:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     99a:	d01b      	beq.n	9d4 <__cmpdf2+0x54>
     99c:	b001      	add	sp, #4
     99e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     9a2:	bf0c      	ite	eq
     9a4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     9a8:	ea91 0f03 	teqne	r1, r3
     9ac:	bf02      	ittt	eq
     9ae:	ea90 0f02 	teqeq	r0, r2
     9b2:	2000      	moveq	r0, #0
     9b4:	4770      	bxeq	lr
     9b6:	f110 0f00 	cmn.w	r0, #0
     9ba:	ea91 0f03 	teq	r1, r3
     9be:	bf58      	it	pl
     9c0:	4299      	cmppl	r1, r3
     9c2:	bf08      	it	eq
     9c4:	4290      	cmpeq	r0, r2
     9c6:	bf2c      	ite	cs
     9c8:	17d8      	asrcs	r0, r3, #31
     9ca:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     9ce:	f040 0001 	orr.w	r0, r0, #1
     9d2:	4770      	bx	lr
     9d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     9d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     9dc:	d102      	bne.n	9e4 <__cmpdf2+0x64>
     9de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     9e2:	d107      	bne.n	9f4 <__cmpdf2+0x74>
     9e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     9e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     9ec:	d1d6      	bne.n	99c <__cmpdf2+0x1c>
     9ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     9f2:	d0d3      	beq.n	99c <__cmpdf2+0x1c>
     9f4:	f85d 0b04 	ldr.w	r0, [sp], #4
     9f8:	4770      	bx	lr
     9fa:	bf00      	nop

000009fc <__aeabi_cdrcmple>:
     9fc:	4684      	mov	ip, r0
     9fe:	4610      	mov	r0, r2
     a00:	4662      	mov	r2, ip
     a02:	468c      	mov	ip, r1
     a04:	4619      	mov	r1, r3
     a06:	4663      	mov	r3, ip
     a08:	e000      	b.n	a0c <__aeabi_cdcmpeq>
     a0a:	bf00      	nop

00000a0c <__aeabi_cdcmpeq>:
     a0c:	b501      	push	{r0, lr}
     a0e:	f7ff ffb7 	bl	980 <__cmpdf2>
     a12:	2800      	cmp	r0, #0
     a14:	bf48      	it	mi
     a16:	f110 0f00 	cmnmi.w	r0, #0
     a1a:	bd01      	pop	{r0, pc}

00000a1c <__aeabi_dcmpeq>:
     a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
     a20:	f7ff fff4 	bl	a0c <__aeabi_cdcmpeq>
     a24:	bf0c      	ite	eq
     a26:	2001      	moveq	r0, #1
     a28:	2000      	movne	r0, #0
     a2a:	f85d fb08 	ldr.w	pc, [sp], #8
     a2e:	bf00      	nop

00000a30 <__aeabi_dcmplt>:
     a30:	f84d ed08 	str.w	lr, [sp, #-8]!
     a34:	f7ff ffea 	bl	a0c <__aeabi_cdcmpeq>
     a38:	bf34      	ite	cc
     a3a:	2001      	movcc	r0, #1
     a3c:	2000      	movcs	r0, #0
     a3e:	f85d fb08 	ldr.w	pc, [sp], #8
     a42:	bf00      	nop

00000a44 <__aeabi_dcmple>:
     a44:	f84d ed08 	str.w	lr, [sp, #-8]!
     a48:	f7ff ffe0 	bl	a0c <__aeabi_cdcmpeq>
     a4c:	bf94      	ite	ls
     a4e:	2001      	movls	r0, #1
     a50:	2000      	movhi	r0, #0
     a52:	f85d fb08 	ldr.w	pc, [sp], #8
     a56:	bf00      	nop

00000a58 <__aeabi_dcmpge>:
     a58:	f84d ed08 	str.w	lr, [sp, #-8]!
     a5c:	f7ff ffce 	bl	9fc <__aeabi_cdrcmple>
     a60:	bf94      	ite	ls
     a62:	2001      	movls	r0, #1
     a64:	2000      	movhi	r0, #0
     a66:	f85d fb08 	ldr.w	pc, [sp], #8
     a6a:	bf00      	nop

00000a6c <__aeabi_dcmpgt>:
     a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
     a70:	f7ff ffc4 	bl	9fc <__aeabi_cdrcmple>
     a74:	bf34      	ite	cc
     a76:	2001      	movcc	r0, #1
     a78:	2000      	movcs	r0, #0
     a7a:	f85d fb08 	ldr.w	pc, [sp], #8
     a7e:	bf00      	nop

00000a80 <__udivmoddi4>:
     a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     a84:	4686      	mov	lr, r0
     a86:	468c      	mov	ip, r1
     a88:	4608      	mov	r0, r1
     a8a:	9e08      	ldr	r6, [sp, #32]
     a8c:	4615      	mov	r5, r2
     a8e:	4674      	mov	r4, lr
     a90:	4619      	mov	r1, r3
     a92:	2b00      	cmp	r3, #0
     a94:	f040 80c2 	bne.w	c1c <__udivmoddi4+0x19c>
     a98:	4285      	cmp	r5, r0
     a9a:	fab2 f282 	clz	r2, r2
     a9e:	d945      	bls.n	b2c <__udivmoddi4+0xac>
     aa0:	b14a      	cbz	r2, ab6 <__udivmoddi4+0x36>
     aa2:	f1c2 0320 	rsb	r3, r2, #32
     aa6:	fa00 fc02 	lsl.w	ip, r0, r2
     aaa:	fa2e f303 	lsr.w	r3, lr, r3
     aae:	4095      	lsls	r5, r2
     ab0:	ea43 0c0c 	orr.w	ip, r3, ip
     ab4:	4094      	lsls	r4, r2
     ab6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     aba:	b2a8      	uxth	r0, r5
     abc:	fbbc f8fe 	udiv	r8, ip, lr
     ac0:	0c23      	lsrs	r3, r4, #16
     ac2:	fb0e cc18 	mls	ip, lr, r8, ip
     ac6:	fb08 f900 	mul.w	r9, r8, r0
     aca:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
     ace:	4599      	cmp	r9, r3
     ad0:	d928      	bls.n	b24 <__udivmoddi4+0xa4>
     ad2:	18eb      	adds	r3, r5, r3
     ad4:	f108 37ff 	add.w	r7, r8, #4294967295	; 0xffffffff
     ad8:	d204      	bcs.n	ae4 <__udivmoddi4+0x64>
     ada:	4599      	cmp	r9, r3
     adc:	d902      	bls.n	ae4 <__udivmoddi4+0x64>
     ade:	f1a8 0702 	sub.w	r7, r8, #2
     ae2:	442b      	add	r3, r5
     ae4:	eba3 0309 	sub.w	r3, r3, r9
     ae8:	b2a4      	uxth	r4, r4
     aea:	fbb3 fcfe 	udiv	ip, r3, lr
     aee:	fb0e 331c 	mls	r3, lr, ip, r3
     af2:	fb0c f000 	mul.w	r0, ip, r0
     af6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     afa:	42a0      	cmp	r0, r4
     afc:	d914      	bls.n	b28 <__udivmoddi4+0xa8>
     afe:	192c      	adds	r4, r5, r4
     b00:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     b04:	d204      	bcs.n	b10 <__udivmoddi4+0x90>
     b06:	42a0      	cmp	r0, r4
     b08:	d902      	bls.n	b10 <__udivmoddi4+0x90>
     b0a:	f1ac 0302 	sub.w	r3, ip, #2
     b0e:	442c      	add	r4, r5
     b10:	1a24      	subs	r4, r4, r0
     b12:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
     b16:	b11e      	cbz	r6, b20 <__udivmoddi4+0xa0>
     b18:	40d4      	lsrs	r4, r2
     b1a:	2300      	movs	r3, #0
     b1c:	6034      	str	r4, [r6, #0]
     b1e:	6073      	str	r3, [r6, #4]
     b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     b24:	4647      	mov	r7, r8
     b26:	e7dd      	b.n	ae4 <__udivmoddi4+0x64>
     b28:	4663      	mov	r3, ip
     b2a:	e7f1      	b.n	b10 <__udivmoddi4+0x90>
     b2c:	bb92      	cbnz	r2, b94 <__udivmoddi4+0x114>
     b2e:	1b43      	subs	r3, r0, r5
     b30:	2101      	movs	r1, #1
     b32:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     b36:	b2af      	uxth	r7, r5
     b38:	fbb3 fcfe 	udiv	ip, r3, lr
     b3c:	0c20      	lsrs	r0, r4, #16
     b3e:	fb0e 331c 	mls	r3, lr, ip, r3
     b42:	fb0c f807 	mul.w	r8, ip, r7
     b46:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     b4a:	4598      	cmp	r8, r3
     b4c:	d962      	bls.n	c14 <__udivmoddi4+0x194>
     b4e:	18eb      	adds	r3, r5, r3
     b50:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     b54:	d204      	bcs.n	b60 <__udivmoddi4+0xe0>
     b56:	4598      	cmp	r8, r3
     b58:	d902      	bls.n	b60 <__udivmoddi4+0xe0>
     b5a:	f1ac 0002 	sub.w	r0, ip, #2
     b5e:	442b      	add	r3, r5
     b60:	eba3 0308 	sub.w	r3, r3, r8
     b64:	b2a4      	uxth	r4, r4
     b66:	fbb3 fcfe 	udiv	ip, r3, lr
     b6a:	fb0e 331c 	mls	r3, lr, ip, r3
     b6e:	fb0c f707 	mul.w	r7, ip, r7
     b72:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     b76:	42a7      	cmp	r7, r4
     b78:	d94e      	bls.n	c18 <__udivmoddi4+0x198>
     b7a:	192c      	adds	r4, r5, r4
     b7c:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     b80:	d204      	bcs.n	b8c <__udivmoddi4+0x10c>
     b82:	42a7      	cmp	r7, r4
     b84:	d902      	bls.n	b8c <__udivmoddi4+0x10c>
     b86:	f1ac 0302 	sub.w	r3, ip, #2
     b8a:	442c      	add	r4, r5
     b8c:	1be4      	subs	r4, r4, r7
     b8e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     b92:	e7c0      	b.n	b16 <__udivmoddi4+0x96>
     b94:	f1c2 0320 	rsb	r3, r2, #32
     b98:	fa20 f103 	lsr.w	r1, r0, r3
     b9c:	4095      	lsls	r5, r2
     b9e:	4090      	lsls	r0, r2
     ba0:	fa2e f303 	lsr.w	r3, lr, r3
     ba4:	4303      	orrs	r3, r0
     ba6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     baa:	b2af      	uxth	r7, r5
     bac:	fbb1 fcfe 	udiv	ip, r1, lr
     bb0:	fb0e 101c 	mls	r0, lr, ip, r1
     bb4:	0c19      	lsrs	r1, r3, #16
     bb6:	fb0c f807 	mul.w	r8, ip, r7
     bba:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     bbe:	4588      	cmp	r8, r1
     bc0:	fa04 f402 	lsl.w	r4, r4, r2
     bc4:	d922      	bls.n	c0c <__udivmoddi4+0x18c>
     bc6:	1869      	adds	r1, r5, r1
     bc8:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     bcc:	d204      	bcs.n	bd8 <__udivmoddi4+0x158>
     bce:	4588      	cmp	r8, r1
     bd0:	d902      	bls.n	bd8 <__udivmoddi4+0x158>
     bd2:	f1ac 0002 	sub.w	r0, ip, #2
     bd6:	4429      	add	r1, r5
     bd8:	eba1 0108 	sub.w	r1, r1, r8
     bdc:	b29b      	uxth	r3, r3
     bde:	fbb1 fcfe 	udiv	ip, r1, lr
     be2:	fb0e 111c 	mls	r1, lr, ip, r1
     be6:	fb0c f707 	mul.w	r7, ip, r7
     bea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
     bee:	429f      	cmp	r7, r3
     bf0:	d90e      	bls.n	c10 <__udivmoddi4+0x190>
     bf2:	18eb      	adds	r3, r5, r3
     bf4:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     bf8:	d204      	bcs.n	c04 <__udivmoddi4+0x184>
     bfa:	429f      	cmp	r7, r3
     bfc:	d902      	bls.n	c04 <__udivmoddi4+0x184>
     bfe:	f1ac 0102 	sub.w	r1, ip, #2
     c02:	442b      	add	r3, r5
     c04:	1bdb      	subs	r3, r3, r7
     c06:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
     c0a:	e792      	b.n	b32 <__udivmoddi4+0xb2>
     c0c:	4660      	mov	r0, ip
     c0e:	e7e3      	b.n	bd8 <__udivmoddi4+0x158>
     c10:	4661      	mov	r1, ip
     c12:	e7f7      	b.n	c04 <__udivmoddi4+0x184>
     c14:	4660      	mov	r0, ip
     c16:	e7a3      	b.n	b60 <__udivmoddi4+0xe0>
     c18:	4663      	mov	r3, ip
     c1a:	e7b7      	b.n	b8c <__udivmoddi4+0x10c>
     c1c:	4283      	cmp	r3, r0
     c1e:	d906      	bls.n	c2e <__udivmoddi4+0x1ae>
     c20:	b916      	cbnz	r6, c28 <__udivmoddi4+0x1a8>
     c22:	2100      	movs	r1, #0
     c24:	4608      	mov	r0, r1
     c26:	e77b      	b.n	b20 <__udivmoddi4+0xa0>
     c28:	e9c6 e000 	strd	lr, r0, [r6]
     c2c:	e7f9      	b.n	c22 <__udivmoddi4+0x1a2>
     c2e:	fab3 f783 	clz	r7, r3
     c32:	b98f      	cbnz	r7, c58 <__udivmoddi4+0x1d8>
     c34:	4283      	cmp	r3, r0
     c36:	d301      	bcc.n	c3c <__udivmoddi4+0x1bc>
     c38:	4572      	cmp	r2, lr
     c3a:	d808      	bhi.n	c4e <__udivmoddi4+0x1ce>
     c3c:	ebbe 0402 	subs.w	r4, lr, r2
     c40:	eb60 0303 	sbc.w	r3, r0, r3
     c44:	2001      	movs	r0, #1
     c46:	469c      	mov	ip, r3
     c48:	b91e      	cbnz	r6, c52 <__udivmoddi4+0x1d2>
     c4a:	2100      	movs	r1, #0
     c4c:	e768      	b.n	b20 <__udivmoddi4+0xa0>
     c4e:	4638      	mov	r0, r7
     c50:	e7fa      	b.n	c48 <__udivmoddi4+0x1c8>
     c52:	e9c6 4c00 	strd	r4, ip, [r6]
     c56:	e7f8      	b.n	c4a <__udivmoddi4+0x1ca>
     c58:	f1c7 0c20 	rsb	ip, r7, #32
     c5c:	40bb      	lsls	r3, r7
     c5e:	fa22 f40c 	lsr.w	r4, r2, ip
     c62:	431c      	orrs	r4, r3
     c64:	fa2e f10c 	lsr.w	r1, lr, ip
     c68:	fa20 f30c 	lsr.w	r3, r0, ip
     c6c:	40b8      	lsls	r0, r7
     c6e:	4301      	orrs	r1, r0
     c70:	ea4f 4914 	mov.w	r9, r4, lsr #16
     c74:	fa0e f507 	lsl.w	r5, lr, r7
     c78:	fbb3 f8f9 	udiv	r8, r3, r9
     c7c:	fa1f fe84 	uxth.w	lr, r4
     c80:	fb09 3018 	mls	r0, r9, r8, r3
     c84:	0c0b      	lsrs	r3, r1, #16
     c86:	fb08 fa0e 	mul.w	sl, r8, lr
     c8a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     c8e:	459a      	cmp	sl, r3
     c90:	fa02 f207 	lsl.w	r2, r2, r7
     c94:	d940      	bls.n	d18 <__udivmoddi4+0x298>
     c96:	18e3      	adds	r3, r4, r3
     c98:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     c9c:	d204      	bcs.n	ca8 <__udivmoddi4+0x228>
     c9e:	459a      	cmp	sl, r3
     ca0:	d902      	bls.n	ca8 <__udivmoddi4+0x228>
     ca2:	f1a8 0002 	sub.w	r0, r8, #2
     ca6:	4423      	add	r3, r4
     ca8:	eba3 030a 	sub.w	r3, r3, sl
     cac:	b289      	uxth	r1, r1
     cae:	fbb3 f8f9 	udiv	r8, r3, r9
     cb2:	fb09 3318 	mls	r3, r9, r8, r3
     cb6:	fb08 fe0e 	mul.w	lr, r8, lr
     cba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
     cbe:	458e      	cmp	lr, r1
     cc0:	d92c      	bls.n	d1c <__udivmoddi4+0x29c>
     cc2:	1861      	adds	r1, r4, r1
     cc4:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     cc8:	d204      	bcs.n	cd4 <__udivmoddi4+0x254>
     cca:	458e      	cmp	lr, r1
     ccc:	d902      	bls.n	cd4 <__udivmoddi4+0x254>
     cce:	f1a8 0302 	sub.w	r3, r8, #2
     cd2:	4421      	add	r1, r4
     cd4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     cd8:	fba0 9802 	umull	r9, r8, r0, r2
     cdc:	eba1 010e 	sub.w	r1, r1, lr
     ce0:	4541      	cmp	r1, r8
     ce2:	46ce      	mov	lr, r9
     ce4:	4643      	mov	r3, r8
     ce6:	d302      	bcc.n	cee <__udivmoddi4+0x26e>
     ce8:	d106      	bne.n	cf8 <__udivmoddi4+0x278>
     cea:	454d      	cmp	r5, r9
     cec:	d204      	bcs.n	cf8 <__udivmoddi4+0x278>
     cee:	ebb9 0e02 	subs.w	lr, r9, r2
     cf2:	eb68 0304 	sbc.w	r3, r8, r4
     cf6:	3801      	subs	r0, #1
     cf8:	2e00      	cmp	r6, #0
     cfa:	d0a6      	beq.n	c4a <__udivmoddi4+0x1ca>
     cfc:	ebb5 020e 	subs.w	r2, r5, lr
     d00:	eb61 0103 	sbc.w	r1, r1, r3
     d04:	fa01 fc0c 	lsl.w	ip, r1, ip
     d08:	fa22 f307 	lsr.w	r3, r2, r7
     d0c:	ea4c 0303 	orr.w	r3, ip, r3
     d10:	40f9      	lsrs	r1, r7
     d12:	e9c6 3100 	strd	r3, r1, [r6]
     d16:	e798      	b.n	c4a <__udivmoddi4+0x1ca>
     d18:	4640      	mov	r0, r8
     d1a:	e7c5      	b.n	ca8 <__udivmoddi4+0x228>
     d1c:	4643      	mov	r3, r8
     d1e:	e7d9      	b.n	cd4 <__udivmoddi4+0x254>

00000d20 <strlen>:
     d20:	4603      	mov	r3, r0
     d22:	f813 2b01 	ldrb.w	r2, [r3], #1
     d26:	2a00      	cmp	r2, #0
     d28:	d1fb      	bne.n	d22 <strlen+0x2>
     d2a:	1a18      	subs	r0, r3, r0
     d2c:	3801      	subs	r0, #1
     d2e:	4770      	bx	lr

00000d30 <__ieee754_atan2>:
     d30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     d34:	4617      	mov	r7, r2
     d36:	4690      	mov	r8, r2
     d38:	4699      	mov	r9, r3
     d3a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
     d3e:	427b      	negs	r3, r7
     d40:	f8df a184 	ldr.w	sl, [pc, #388]	; ec8 <__ieee754_atan2+0x198>
     d44:	433b      	orrs	r3, r7
     d46:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
     d4a:	4553      	cmp	r3, sl
     d4c:	4604      	mov	r4, r0
     d4e:	460d      	mov	r5, r1
     d50:	d809      	bhi.n	d66 <__ieee754_atan2+0x36>
     d52:	4246      	negs	r6, r0
     d54:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
     d58:	4306      	orrs	r6, r0
     d5a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
     d5e:	4556      	cmp	r6, sl
     d60:	468e      	mov	lr, r1
     d62:	4683      	mov	fp, r0
     d64:	d908      	bls.n	d78 <__ieee754_atan2+0x48>
     d66:	4642      	mov	r2, r8
     d68:	464b      	mov	r3, r9
     d6a:	4620      	mov	r0, r4
     d6c:	4629      	mov	r1, r5
     d6e:	f7ff f9cd 	bl	10c <__adddf3>
     d72:	4604      	mov	r4, r0
     d74:	460d      	mov	r5, r1
     d76:	e016      	b.n	da6 <__ieee754_atan2+0x76>
     d78:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
     d7c:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
     d80:	433e      	orrs	r6, r7
     d82:	d103      	bne.n	d8c <__ieee754_atan2+0x5c>
     d84:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     d88:	f000 b8a6 	b.w	ed8 <atan>
     d8c:	ea4f 76a9 	mov.w	r6, r9, asr #30
     d90:	f006 0602 	and.w	r6, r6, #2
     d94:	ea53 0b0b 	orrs.w	fp, r3, fp
     d98:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
     d9c:	d107      	bne.n	dae <__ieee754_atan2+0x7e>
     d9e:	2e02      	cmp	r6, #2
     da0:	d064      	beq.n	e6c <__ieee754_atan2+0x13c>
     da2:	2e03      	cmp	r6, #3
     da4:	d066      	beq.n	e74 <__ieee754_atan2+0x144>
     da6:	4620      	mov	r0, r4
     da8:	4629      	mov	r1, r5
     daa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
     dae:	4317      	orrs	r7, r2
     db0:	d106      	bne.n	dc0 <__ieee754_atan2+0x90>
     db2:	f1be 0f00 	cmp.w	lr, #0
     db6:	da68      	bge.n	e8a <__ieee754_atan2+0x15a>
     db8:	a537      	add	r5, pc, #220	; (adr r5, e98 <__ieee754_atan2+0x168>)
     dba:	e9d5 4500 	ldrd	r4, r5, [r5]
     dbe:	e7f2      	b.n	da6 <__ieee754_atan2+0x76>
     dc0:	4552      	cmp	r2, sl
     dc2:	d10f      	bne.n	de4 <__ieee754_atan2+0xb4>
     dc4:	4293      	cmp	r3, r2
     dc6:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
     dca:	d107      	bne.n	ddc <__ieee754_atan2+0xac>
     dcc:	2e02      	cmp	r6, #2
     dce:	d855      	bhi.n	e7c <__ieee754_atan2+0x14c>
     dd0:	4b3e      	ldr	r3, [pc, #248]	; (ecc <__ieee754_atan2+0x19c>)
     dd2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
     dd6:	e9d3 4500 	ldrd	r4, r5, [r3]
     dda:	e7e4      	b.n	da6 <__ieee754_atan2+0x76>
     ddc:	2e02      	cmp	r6, #2
     dde:	d851      	bhi.n	e84 <__ieee754_atan2+0x154>
     de0:	4b3b      	ldr	r3, [pc, #236]	; (ed0 <__ieee754_atan2+0x1a0>)
     de2:	e7f6      	b.n	dd2 <__ieee754_atan2+0xa2>
     de4:	4553      	cmp	r3, sl
     de6:	d0e4      	beq.n	db2 <__ieee754_atan2+0x82>
     de8:	1a9b      	subs	r3, r3, r2
     dea:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
     dee:	ea4f 5223 	mov.w	r2, r3, asr #20
     df2:	da21      	bge.n	e38 <__ieee754_atan2+0x108>
     df4:	f1b9 0f00 	cmp.w	r9, #0
     df8:	da01      	bge.n	dfe <__ieee754_atan2+0xce>
     dfa:	323c      	adds	r2, #60	; 0x3c
     dfc:	db20      	blt.n	e40 <__ieee754_atan2+0x110>
     dfe:	4642      	mov	r2, r8
     e00:	464b      	mov	r3, r9
     e02:	4620      	mov	r0, r4
     e04:	4629      	mov	r1, r5
     e06:	f7ff fc61 	bl	6cc <__aeabi_ddiv>
     e0a:	f008 fe94 	bl	9b36 <fabs>
     e0e:	f000 f863 	bl	ed8 <atan>
     e12:	4604      	mov	r4, r0
     e14:	460d      	mov	r5, r1
     e16:	2e01      	cmp	r6, #1
     e18:	d015      	beq.n	e46 <__ieee754_atan2+0x116>
     e1a:	2e02      	cmp	r6, #2
     e1c:	d017      	beq.n	e4e <__ieee754_atan2+0x11e>
     e1e:	2e00      	cmp	r6, #0
     e20:	d0c1      	beq.n	da6 <__ieee754_atan2+0x76>
     e22:	a31f      	add	r3, pc, #124	; (adr r3, ea0 <__ieee754_atan2+0x170>)
     e24:	e9d3 2300 	ldrd	r2, r3, [r3]
     e28:	4620      	mov	r0, r4
     e2a:	4629      	mov	r1, r5
     e2c:	f7ff f96c 	bl	108 <__aeabi_dsub>
     e30:	a31d      	add	r3, pc, #116	; (adr r3, ea8 <__ieee754_atan2+0x178>)
     e32:	e9d3 2300 	ldrd	r2, r3, [r3]
     e36:	e016      	b.n	e66 <__ieee754_atan2+0x136>
     e38:	a51d      	add	r5, pc, #116	; (adr r5, eb0 <__ieee754_atan2+0x180>)
     e3a:	e9d5 4500 	ldrd	r4, r5, [r5]
     e3e:	e7ea      	b.n	e16 <__ieee754_atan2+0xe6>
     e40:	2400      	movs	r4, #0
     e42:	2500      	movs	r5, #0
     e44:	e7e7      	b.n	e16 <__ieee754_atan2+0xe6>
     e46:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
     e4a:	461d      	mov	r5, r3
     e4c:	e7ab      	b.n	da6 <__ieee754_atan2+0x76>
     e4e:	a314      	add	r3, pc, #80	; (adr r3, ea0 <__ieee754_atan2+0x170>)
     e50:	e9d3 2300 	ldrd	r2, r3, [r3]
     e54:	4620      	mov	r0, r4
     e56:	4629      	mov	r1, r5
     e58:	f7ff f956 	bl	108 <__aeabi_dsub>
     e5c:	4602      	mov	r2, r0
     e5e:	460b      	mov	r3, r1
     e60:	a111      	add	r1, pc, #68	; (adr r1, ea8 <__ieee754_atan2+0x178>)
     e62:	e9d1 0100 	ldrd	r0, r1, [r1]
     e66:	f7ff f94f 	bl	108 <__aeabi_dsub>
     e6a:	e782      	b.n	d72 <__ieee754_atan2+0x42>
     e6c:	a50e      	add	r5, pc, #56	; (adr r5, ea8 <__ieee754_atan2+0x178>)
     e6e:	e9d5 4500 	ldrd	r4, r5, [r5]
     e72:	e798      	b.n	da6 <__ieee754_atan2+0x76>
     e74:	a510      	add	r5, pc, #64	; (adr r5, eb8 <__ieee754_atan2+0x188>)
     e76:	e9d5 4500 	ldrd	r4, r5, [r5]
     e7a:	e794      	b.n	da6 <__ieee754_atan2+0x76>
     e7c:	a510      	add	r5, pc, #64	; (adr r5, ec0 <__ieee754_atan2+0x190>)
     e7e:	e9d5 4500 	ldrd	r4, r5, [r5]
     e82:	e790      	b.n	da6 <__ieee754_atan2+0x76>
     e84:	2400      	movs	r4, #0
     e86:	2500      	movs	r5, #0
     e88:	e78d      	b.n	da6 <__ieee754_atan2+0x76>
     e8a:	a509      	add	r5, pc, #36	; (adr r5, eb0 <__ieee754_atan2+0x180>)
     e8c:	e9d5 4500 	ldrd	r4, r5, [r5]
     e90:	e789      	b.n	da6 <__ieee754_atan2+0x76>
     e92:	bf00      	nop
     e94:	f3af 8000 	nop.w
     e98:	54442d18 	.word	0x54442d18
     e9c:	bff921fb 	.word	0xbff921fb
     ea0:	33145c07 	.word	0x33145c07
     ea4:	3ca1a626 	.word	0x3ca1a626
     ea8:	54442d18 	.word	0x54442d18
     eac:	400921fb 	.word	0x400921fb
     eb0:	54442d18 	.word	0x54442d18
     eb4:	3ff921fb 	.word	0x3ff921fb
     eb8:	54442d18 	.word	0x54442d18
     ebc:	c00921fb 	.word	0xc00921fb
     ec0:	54442d18 	.word	0x54442d18
     ec4:	3fe921fb 	.word	0x3fe921fb
     ec8:	7ff00000 	.word	0x7ff00000
     ecc:	00009eb0 	.word	0x00009eb0
     ed0:	00009e98 	.word	0x00009e98
     ed4:	00000000 	.word	0x00000000

00000ed8 <atan>:
     ed8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     edc:	4bbc      	ldr	r3, [pc, #752]	; (11d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d0>)
     ede:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
     ee2:	429e      	cmp	r6, r3
     ee4:	4604      	mov	r4, r0
     ee6:	460d      	mov	r5, r1
     ee8:	468b      	mov	fp, r1
     eea:	d918      	bls.n	f1e <atan+0x46>
     eec:	4bb9      	ldr	r3, [pc, #740]	; (11d4 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d4>)
     eee:	429e      	cmp	r6, r3
     ef0:	d801      	bhi.n	ef6 <atan+0x1e>
     ef2:	d109      	bne.n	f08 <atan+0x30>
     ef4:	b140      	cbz	r0, f08 <atan+0x30>
     ef6:	4622      	mov	r2, r4
     ef8:	462b      	mov	r3, r5
     efa:	4620      	mov	r0, r4
     efc:	4629      	mov	r1, r5
     efe:	f7ff f905 	bl	10c <__adddf3>
     f02:	4604      	mov	r4, r0
     f04:	460d      	mov	r5, r1
     f06:	e006      	b.n	f16 <atan+0x3e>
     f08:	f1bb 0f00 	cmp.w	fp, #0
     f0c:	f340 8123 	ble.w	1156 <CONFIG_FPROTECT_BLOCK_SIZE+0x156>
     f10:	a593      	add	r5, pc, #588	; (adr r5, 1160 <CONFIG_FPROTECT_BLOCK_SIZE+0x160>)
     f12:	e9d5 4500 	ldrd	r4, r5, [r5]
     f16:	4620      	mov	r0, r4
     f18:	4629      	mov	r1, r5
     f1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
     f1e:	4bae      	ldr	r3, [pc, #696]	; (11d8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d8>)
     f20:	429e      	cmp	r6, r3
     f22:	d811      	bhi.n	f48 <atan+0x70>
     f24:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
     f28:	429e      	cmp	r6, r3
     f2a:	d80a      	bhi.n	f42 <atan+0x6a>
     f2c:	a38e      	add	r3, pc, #568	; (adr r3, 1168 <CONFIG_FPROTECT_BLOCK_SIZE+0x168>)
     f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
     f32:	f7ff f8eb 	bl	10c <__adddf3>
     f36:	4ba9      	ldr	r3, [pc, #676]	; (11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>)
     f38:	2200      	movs	r2, #0
     f3a:	f7ff fd97 	bl	a6c <__aeabi_dcmpgt>
     f3e:	2800      	cmp	r0, #0
     f40:	d1e9      	bne.n	f16 <atan+0x3e>
     f42:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
     f46:	e027      	b.n	f98 <atan+0xc0>
     f48:	f008 fdf5 	bl	9b36 <fabs>
     f4c:	4ba4      	ldr	r3, [pc, #656]	; (11e0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e0>)
     f4e:	429e      	cmp	r6, r3
     f50:	4604      	mov	r4, r0
     f52:	460d      	mov	r5, r1
     f54:	f200 80b8 	bhi.w	10c8 <CONFIG_FPROTECT_BLOCK_SIZE+0xc8>
     f58:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
     f5c:	429e      	cmp	r6, r3
     f5e:	f200 809c 	bhi.w	109a <CONFIG_FPROTECT_BLOCK_SIZE+0x9a>
     f62:	4602      	mov	r2, r0
     f64:	460b      	mov	r3, r1
     f66:	f7ff f8d1 	bl	10c <__adddf3>
     f6a:	4b9c      	ldr	r3, [pc, #624]	; (11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>)
     f6c:	2200      	movs	r2, #0
     f6e:	f7ff f8cb 	bl	108 <__aeabi_dsub>
     f72:	2200      	movs	r2, #0
     f74:	4606      	mov	r6, r0
     f76:	460f      	mov	r7, r1
     f78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     f7c:	4620      	mov	r0, r4
     f7e:	4629      	mov	r1, r5
     f80:	f7ff f8c4 	bl	10c <__adddf3>
     f84:	4602      	mov	r2, r0
     f86:	460b      	mov	r3, r1
     f88:	4630      	mov	r0, r6
     f8a:	4639      	mov	r1, r7
     f8c:	f7ff fb9e 	bl	6cc <__aeabi_ddiv>
     f90:	f04f 0a00 	mov.w	sl, #0
     f94:	4604      	mov	r4, r0
     f96:	460d      	mov	r5, r1
     f98:	4622      	mov	r2, r4
     f9a:	462b      	mov	r3, r5
     f9c:	4620      	mov	r0, r4
     f9e:	4629      	mov	r1, r5
     fa0:	f7ff fa6a 	bl	478 <__aeabi_dmul>
     fa4:	4602      	mov	r2, r0
     fa6:	460b      	mov	r3, r1
     fa8:	4680      	mov	r8, r0
     faa:	4689      	mov	r9, r1
     fac:	f7ff fa64 	bl	478 <__aeabi_dmul>
     fb0:	a36f      	add	r3, pc, #444	; (adr r3, 1170 <CONFIG_FPROTECT_BLOCK_SIZE+0x170>)
     fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
     fb6:	4606      	mov	r6, r0
     fb8:	460f      	mov	r7, r1
     fba:	f7ff fa5d 	bl	478 <__aeabi_dmul>
     fbe:	a36e      	add	r3, pc, #440	; (adr r3, 1178 <CONFIG_FPROTECT_BLOCK_SIZE+0x178>)
     fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
     fc4:	f7ff f8a2 	bl	10c <__adddf3>
     fc8:	4632      	mov	r2, r6
     fca:	463b      	mov	r3, r7
     fcc:	f7ff fa54 	bl	478 <__aeabi_dmul>
     fd0:	a36b      	add	r3, pc, #428	; (adr r3, 1180 <CONFIG_FPROTECT_BLOCK_SIZE+0x180>)
     fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
     fd6:	f7ff f899 	bl	10c <__adddf3>
     fda:	4632      	mov	r2, r6
     fdc:	463b      	mov	r3, r7
     fde:	f7ff fa4b 	bl	478 <__aeabi_dmul>
     fe2:	a369      	add	r3, pc, #420	; (adr r3, 1188 <CONFIG_FPROTECT_BLOCK_SIZE+0x188>)
     fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
     fe8:	f7ff f890 	bl	10c <__adddf3>
     fec:	4632      	mov	r2, r6
     fee:	463b      	mov	r3, r7
     ff0:	f7ff fa42 	bl	478 <__aeabi_dmul>
     ff4:	a366      	add	r3, pc, #408	; (adr r3, 1190 <CONFIG_FPROTECT_BLOCK_SIZE+0x190>)
     ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
     ffa:	f7ff f887 	bl	10c <__adddf3>
     ffe:	4632      	mov	r2, r6
    1000:	463b      	mov	r3, r7
    1002:	f7ff fa39 	bl	478 <__aeabi_dmul>
    1006:	a364      	add	r3, pc, #400	; (adr r3, 1198 <CONFIG_FPROTECT_BLOCK_SIZE+0x198>)
    1008:	e9d3 2300 	ldrd	r2, r3, [r3]
    100c:	f7ff f87e 	bl	10c <__adddf3>
    1010:	4642      	mov	r2, r8
    1012:	464b      	mov	r3, r9
    1014:	f7ff fa30 	bl	478 <__aeabi_dmul>
    1018:	a361      	add	r3, pc, #388	; (adr r3, 11a0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1a0>)
    101a:	e9d3 2300 	ldrd	r2, r3, [r3]
    101e:	4680      	mov	r8, r0
    1020:	4689      	mov	r9, r1
    1022:	4630      	mov	r0, r6
    1024:	4639      	mov	r1, r7
    1026:	f7ff fa27 	bl	478 <__aeabi_dmul>
    102a:	a35f      	add	r3, pc, #380	; (adr r3, 11a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1a8>)
    102c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1030:	f7ff f86a 	bl	108 <__aeabi_dsub>
    1034:	4632      	mov	r2, r6
    1036:	463b      	mov	r3, r7
    1038:	f7ff fa1e 	bl	478 <__aeabi_dmul>
    103c:	a35c      	add	r3, pc, #368	; (adr r3, 11b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b0>)
    103e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1042:	f7ff f861 	bl	108 <__aeabi_dsub>
    1046:	4632      	mov	r2, r6
    1048:	463b      	mov	r3, r7
    104a:	f7ff fa15 	bl	478 <__aeabi_dmul>
    104e:	a35a      	add	r3, pc, #360	; (adr r3, 11b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1b8>)
    1050:	e9d3 2300 	ldrd	r2, r3, [r3]
    1054:	f7ff f858 	bl	108 <__aeabi_dsub>
    1058:	4632      	mov	r2, r6
    105a:	463b      	mov	r3, r7
    105c:	f7ff fa0c 	bl	478 <__aeabi_dmul>
    1060:	a357      	add	r3, pc, #348	; (adr r3, 11c0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1c0>)
    1062:	e9d3 2300 	ldrd	r2, r3, [r3]
    1066:	f7ff f84f 	bl	108 <__aeabi_dsub>
    106a:	4632      	mov	r2, r6
    106c:	463b      	mov	r3, r7
    106e:	f7ff fa03 	bl	478 <__aeabi_dmul>
    1072:	4602      	mov	r2, r0
    1074:	460b      	mov	r3, r1
    1076:	4640      	mov	r0, r8
    1078:	4649      	mov	r1, r9
    107a:	f7ff f847 	bl	10c <__adddf3>
    107e:	4622      	mov	r2, r4
    1080:	462b      	mov	r3, r5
    1082:	f7ff f9f9 	bl	478 <__aeabi_dmul>
    1086:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
    108a:	4602      	mov	r2, r0
    108c:	460b      	mov	r3, r1
    108e:	d144      	bne.n	111a <CONFIG_FPROTECT_BLOCK_SIZE+0x11a>
    1090:	4620      	mov	r0, r4
    1092:	4629      	mov	r1, r5
    1094:	f7ff f838 	bl	108 <__aeabi_dsub>
    1098:	e733      	b.n	f02 <atan+0x2a>
    109a:	4b50      	ldr	r3, [pc, #320]	; (11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>)
    109c:	2200      	movs	r2, #0
    109e:	f7ff f833 	bl	108 <__aeabi_dsub>
    10a2:	4b4e      	ldr	r3, [pc, #312]	; (11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>)
    10a4:	4606      	mov	r6, r0
    10a6:	460f      	mov	r7, r1
    10a8:	2200      	movs	r2, #0
    10aa:	4620      	mov	r0, r4
    10ac:	4629      	mov	r1, r5
    10ae:	f7ff f82d 	bl	10c <__adddf3>
    10b2:	4602      	mov	r2, r0
    10b4:	460b      	mov	r3, r1
    10b6:	4630      	mov	r0, r6
    10b8:	4639      	mov	r1, r7
    10ba:	f7ff fb07 	bl	6cc <__aeabi_ddiv>
    10be:	f04f 0a01 	mov.w	sl, #1
    10c2:	4604      	mov	r4, r0
    10c4:	460d      	mov	r5, r1
    10c6:	e767      	b.n	f98 <atan+0xc0>
    10c8:	4b46      	ldr	r3, [pc, #280]	; (11e4 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e4>)
    10ca:	429e      	cmp	r6, r3
    10cc:	d21a      	bcs.n	1104 <CONFIG_FPROTECT_BLOCK_SIZE+0x104>
    10ce:	4b46      	ldr	r3, [pc, #280]	; (11e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e8>)
    10d0:	2200      	movs	r2, #0
    10d2:	f7ff f819 	bl	108 <__aeabi_dsub>
    10d6:	4b44      	ldr	r3, [pc, #272]	; (11e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e8>)
    10d8:	4606      	mov	r6, r0
    10da:	460f      	mov	r7, r1
    10dc:	2200      	movs	r2, #0
    10de:	4620      	mov	r0, r4
    10e0:	4629      	mov	r1, r5
    10e2:	f7ff f9c9 	bl	478 <__aeabi_dmul>
    10e6:	4b3d      	ldr	r3, [pc, #244]	; (11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>)
    10e8:	2200      	movs	r2, #0
    10ea:	f7ff f80f 	bl	10c <__adddf3>
    10ee:	4602      	mov	r2, r0
    10f0:	460b      	mov	r3, r1
    10f2:	4630      	mov	r0, r6
    10f4:	4639      	mov	r1, r7
    10f6:	f7ff fae9 	bl	6cc <__aeabi_ddiv>
    10fa:	f04f 0a02 	mov.w	sl, #2
    10fe:	4604      	mov	r4, r0
    1100:	460d      	mov	r5, r1
    1102:	e749      	b.n	f98 <atan+0xc0>
    1104:	4602      	mov	r2, r0
    1106:	460b      	mov	r3, r1
    1108:	2000      	movs	r0, #0
    110a:	4938      	ldr	r1, [pc, #224]	; (11ec <CONFIG_FPROTECT_BLOCK_SIZE+0x1ec>)
    110c:	f7ff fade 	bl	6cc <__aeabi_ddiv>
    1110:	f04f 0a03 	mov.w	sl, #3
    1114:	4604      	mov	r4, r0
    1116:	460d      	mov	r5, r1
    1118:	e73e      	b.n	f98 <atan+0xc0>
    111a:	4b35      	ldr	r3, [pc, #212]	; (11f0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1f0>)
    111c:	4e35      	ldr	r6, [pc, #212]	; (11f4 <CONFIG_FPROTECT_BLOCK_SIZE+0x1f4>)
    111e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    1122:	e9d3 2300 	ldrd	r2, r3, [r3]
    1126:	f7fe ffef 	bl	108 <__aeabi_dsub>
    112a:	4622      	mov	r2, r4
    112c:	462b      	mov	r3, r5
    112e:	f7fe ffeb 	bl	108 <__aeabi_dsub>
    1132:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
    1136:	4602      	mov	r2, r0
    1138:	460b      	mov	r3, r1
    113a:	e9d6 0100 	ldrd	r0, r1, [r6]
    113e:	f7fe ffe3 	bl	108 <__aeabi_dsub>
    1142:	f1bb 0f00 	cmp.w	fp, #0
    1146:	4604      	mov	r4, r0
    1148:	460d      	mov	r5, r1
    114a:	f6bf aee4 	bge.w	f16 <atan+0x3e>
    114e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    1152:	461d      	mov	r5, r3
    1154:	e6df      	b.n	f16 <atan+0x3e>
    1156:	a51c      	add	r5, pc, #112	; (adr r5, 11c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1c8>)
    1158:	e9d5 4500 	ldrd	r4, r5, [r5]
    115c:	e6db      	b.n	f16 <atan+0x3e>
    115e:	bf00      	nop
    1160:	54442d18 	.word	0x54442d18
    1164:	3ff921fb 	.word	0x3ff921fb
    1168:	8800759c 	.word	0x8800759c
    116c:	7e37e43c 	.word	0x7e37e43c
    1170:	e322da11 	.word	0xe322da11
    1174:	3f90ad3a 	.word	0x3f90ad3a
    1178:	24760deb 	.word	0x24760deb
    117c:	3fa97b4b 	.word	0x3fa97b4b
    1180:	a0d03d51 	.word	0xa0d03d51
    1184:	3fb10d66 	.word	0x3fb10d66
    1188:	c54c206e 	.word	0xc54c206e
    118c:	3fb745cd 	.word	0x3fb745cd
    1190:	920083ff 	.word	0x920083ff
    1194:	3fc24924 	.word	0x3fc24924
    1198:	5555550d 	.word	0x5555550d
    119c:	3fd55555 	.word	0x3fd55555
    11a0:	2c6a6c2f 	.word	0x2c6a6c2f
    11a4:	bfa2b444 	.word	0xbfa2b444
    11a8:	52defd9a 	.word	0x52defd9a
    11ac:	3fadde2d 	.word	0x3fadde2d
    11b0:	af749a6d 	.word	0xaf749a6d
    11b4:	3fb3b0f2 	.word	0x3fb3b0f2
    11b8:	fe231671 	.word	0xfe231671
    11bc:	3fbc71c6 	.word	0x3fbc71c6
    11c0:	9998ebc4 	.word	0x9998ebc4
    11c4:	3fc99999 	.word	0x3fc99999
    11c8:	54442d18 	.word	0x54442d18
    11cc:	bff921fb 	.word	0xbff921fb
    11d0:	440fffff 	.word	0x440fffff
    11d4:	7ff00000 	.word	0x7ff00000
    11d8:	3fdbffff 	.word	0x3fdbffff
    11dc:	3ff00000 	.word	0x3ff00000
    11e0:	3ff2ffff 	.word	0x3ff2ffff
    11e4:	40038000 	.word	0x40038000
    11e8:	3ff80000 	.word	0x3ff80000
    11ec:	bff00000 	.word	0xbff00000
    11f0:	00009ec8 	.word	0x00009ec8
    11f4:	00009ee8 	.word	0x00009ee8

000011f8 <thread_OAP_code>:
	/*
	obs = obsCount(buffer);
	*/
}

void thread_OAP_code(void *argA , void *argB, void *argC){
    11f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	uint16_t start, end;
	uint16_t wc_exec_time = 10000;
	
	while(1){
		start = k_uptime_get();
		printk("Thread OAP released\n");
    11fc:	4f17      	ldr	r7, [pc, #92]	; (125c <thread_OAP_code+0x64>)
		guideLineSearch(buffer, &pos, &angle);
    11fe:	f8df 8060 	ldr.w	r8, [pc, #96]	; 1260 <thread_OAP_code+0x68>
		end = k_uptime_get();
		if(wc_exec_time > (end-start)) wc_exec_time = (end - start);
		printk("Angle (Radians): %f\n", angle);
    1202:	4e18      	ldr	r6, [pc, #96]	; (1264 <thread_OAP_code+0x6c>)
	uint16_t wc_exec_time = 10000;
    1204:	f242 7410 	movw	r4, #10000	; 0x2710
		start = k_uptime_get();
    1208:	f007 ff68 	bl	90dc <k_uptime_get>
    120c:	b285      	uxth	r5, r0
		printk("Thread OAP released\n");
    120e:	4638      	mov	r0, r7
    1210:	f007 ffb5 	bl	917e <printk>
		guideLineSearch(buffer, &pos, &angle);
    1214:	aa01      	add	r2, sp, #4
    1216:	f10d 0102 	add.w	r1, sp, #2
    121a:	4640      	mov	r0, r8
    121c:	f007 fd5a 	bl	8cd4 <guideLineSearch>
		end = k_uptime_get();
    1220:	f007 ff5c 	bl	90dc <k_uptime_get>
    1224:	b280      	uxth	r0, r0
		if(wc_exec_time > (end-start)) wc_exec_time = (end - start);
    1226:	1b40      	subs	r0, r0, r5
    1228:	4284      	cmp	r4, r0
    122a:	bfc8      	it	gt
    122c:	b284      	uxthgt	r4, r0
		printk("Angle (Radians): %f\n", angle);
    122e:	9801      	ldr	r0, [sp, #4]
    1230:	f7ff f8ca 	bl	3c8 <__aeabi_f2d>
    1234:	4602      	mov	r2, r0
    1236:	460b      	mov	r3, r1
    1238:	4630      	mov	r0, r6
    123a:	f007 ffa0 	bl	917e <printk>
    	printk("Position (Percentage): %d%%\n", pos);
    123e:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    1242:	4809      	ldr	r0, [pc, #36]	; (1268 <thread_OAP_code+0x70>)
    1244:	f007 ff9b 	bl	917e <printk>
		printk("Ci -> %4u\n", wc_exec_time);
    1248:	4808      	ldr	r0, [pc, #32]	; (126c <thread_OAP_code+0x74>)
    124a:	4621      	mov	r1, r4
    124c:	f007 ff97 	bl	917e <printk>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
    1250:	2100      	movs	r1, #0
    1252:	f44f 3020 	mov.w	r0, #163840	; 0x28000
    1256:	f007 f8ed 	bl	8434 <z_impl_k_sleep>
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    125a:	e7d5      	b.n	1208 <thread_OAP_code+0x10>
    125c:	0000a19c 	.word	0x0000a19c
    1260:	20000144 	.word	0x20000144
    1264:	0000a1b1 	.word	0x0000a1b1
    1268:	0000a1c6 	.word	0x0000a1c6
    126c:	0000a20d 	.word	0x0000a20d

00001270 <thread_NOD_code>:
void thread_NOD_code(void *argA , void *argB, void *argC){
    1270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		printk("Thread NOD released\n");
    1274:	4f11      	ldr	r7, [pc, #68]	; (12bc <thread_NOD_code+0x4c>)
		flag = nearObstSearch(buffer);
    1276:	f8df 8048 	ldr.w	r8, [pc, #72]	; 12c0 <thread_NOD_code+0x50>
		printk("Near obstacle -> %4u\nCi -> %4u\n", flag, wc_exec_time);
    127a:	4e12      	ldr	r6, [pc, #72]	; (12c4 <thread_NOD_code+0x54>)
	uint16_t wc_exec_time = 10000;
    127c:	f242 7510 	movw	r5, #10000	; 0x2710
		start = k_uptime_get();
    1280:	f007 ff2c 	bl	90dc <k_uptime_get>
    1284:	fa1f f980 	uxth.w	r9, r0
		printk("Thread NOD released\n");
    1288:	4638      	mov	r0, r7
    128a:	f007 ff78 	bl	917e <printk>
		flag = nearObstSearch(buffer);
    128e:	4640      	mov	r0, r8
    1290:	f008 fc3b 	bl	9b0a <nearObstSearch>
    1294:	4604      	mov	r4, r0
		end = k_uptime_get();
    1296:	f007 ff21 	bl	90dc <k_uptime_get>
    129a:	b283      	uxth	r3, r0
		if(wc_exec_time > (end-start)) wc_exec_time = (end - start);
    129c:	eba3 0309 	sub.w	r3, r3, r9
    12a0:	429d      	cmp	r5, r3
    12a2:	bfc8      	it	gt
    12a4:	b29d      	uxthgt	r5, r3
		printk("Near obstacle -> %4u\nCi -> %4u\n", flag, wc_exec_time);
    12a6:	462a      	mov	r2, r5
    12a8:	4621      	mov	r1, r4
    12aa:	4630      	mov	r0, r6
    12ac:	f007 ff67 	bl	917e <printk>
    12b0:	2100      	movs	r1, #0
    12b2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    12b6:	f007 f8bd 	bl	8434 <z_impl_k_sleep>
    12ba:	e7e1      	b.n	1280 <thread_NOD_code+0x10>
    12bc:	0000a1e3 	.word	0x0000a1e3
    12c0:	20000144 	.word	0x20000144
    12c4:	0000a1f8 	.word	0x0000a1f8

000012c8 <main>:
{
    12c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ca:	b08d      	sub	sp, #52	; 0x34
	int arg1 = 0, arg2 = 0, arg3 = 0; // Input args of tasks (actually not used in this case)
    12cc:	2400      	movs	r4, #0
    12ce:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
    12d2:	940b      	str	r4, [sp, #44]	; 0x2c
	thread_NOD_tid = k_thread_create(&thread_NOD_data, thread_NOD_stack,
    12d4:	2600      	movs	r6, #0
    12d6:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    12d8:	2302      	movs	r3, #2
    12da:	9303      	str	r3, [sp, #12]
    12dc:	ab0b      	add	r3, sp, #44	; 0x2c
    12de:	9302      	str	r3, [sp, #8]
    12e0:	ab0a      	add	r3, sp, #40	; 0x28
    12e2:	9301      	str	r3, [sp, #4]
    12e4:	ab09      	add	r3, sp, #36	; 0x24
    12e6:	9300      	str	r3, [sp, #0]
    12e8:	e9cd 6706 	strd	r6, r7, [sp, #24]
    12ec:	4b1e      	ldr	r3, [pc, #120]	; (1368 <main+0xa0>)
    12ee:	491f      	ldr	r1, [pc, #124]	; (136c <main+0xa4>)
    12f0:	9404      	str	r4, [sp, #16]
    12f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    12f6:	481e      	ldr	r0, [pc, #120]	; (1370 <main+0xa8>)
    12f8:	f005 fd24 	bl	6d44 <z_impl_k_thread_create>
    12fc:	4b1d      	ldr	r3, [pc, #116]	; (1374 <main+0xac>)
    12fe:	6018      	str	r0, [r3, #0]
    1300:	2501      	movs	r5, #1
    1302:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1306:	e9cd 4502 	strd	r4, r5, [sp, #8]
    130a:	e9cd 4400 	strd	r4, r4, [sp]
    130e:	4b1a      	ldr	r3, [pc, #104]	; (1378 <main+0xb0>)
    1310:	491a      	ldr	r1, [pc, #104]	; (137c <main+0xb4>)
    1312:	9404      	str	r4, [sp, #16]
    1314:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1318:	4819      	ldr	r0, [pc, #100]	; (1380 <main+0xb8>)
    131a:	f005 fd13 	bl	6d44 <z_impl_k_thread_create>
	thread_OBSC_tid = k_thread_create(&thread_OBSC_data, thread_OBSC_stack,
    131e:	4b19      	ldr	r3, [pc, #100]	; (1384 <main+0xbc>)
    1320:	6018      	str	r0, [r3, #0]
    1322:	4b19      	ldr	r3, [pc, #100]	; (1388 <main+0xc0>)
    1324:	4919      	ldr	r1, [pc, #100]	; (138c <main+0xc4>)
    1326:	9400      	str	r4, [sp, #0]
    1328:	e9cd 6706 	strd	r6, r7, [sp, #24]
    132c:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1330:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1334:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1338:	4815      	ldr	r0, [pc, #84]	; (1390 <main+0xc8>)
    133a:	f005 fd03 	bl	6d44 <z_impl_k_thread_create>
	thread_OAP_tid = k_thread_create(&thread_OAP_data, thread_OAP_stack,
    133e:	4b15      	ldr	r3, [pc, #84]	; (1394 <main+0xcc>)
    1340:	6018      	str	r0, [r3, #0]
    1342:	4b15      	ldr	r3, [pc, #84]	; (1398 <main+0xd0>)
    1344:	4915      	ldr	r1, [pc, #84]	; (139c <main+0xd4>)
    1346:	9400      	str	r4, [sp, #0]
    1348:	e9cd 6706 	strd	r6, r7, [sp, #24]
    134c:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1350:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1354:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1358:	4811      	ldr	r0, [pc, #68]	; (13a0 <main+0xd8>)
    135a:	f005 fcf3 	bl	6d44 <z_impl_k_thread_create>
	thread_OUTPUT_tid = k_thread_create(&thread_OUTPUT_data, thread_OUTPUT_stack,
    135e:	4b11      	ldr	r3, [pc, #68]	; (13a4 <main+0xdc>)
    1360:	6018      	str	r0, [r3, #0]
}
    1362:	b00d      	add	sp, #52	; 0x34
    1364:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1366:	bf00      	nop
    1368:	00001271 	.word	0x00001271
    136c:	20001fa0 	.word	0x20001fa0
    1370:	20000440 	.word	0x20000440
    1374:	200005f4 	.word	0x200005f4
    1378:	000090db 	.word	0x000090db
    137c:	20001b80 	.word	0x20001b80
    1380:	200003c0 	.word	0x200003c0
    1384:	200005f0 	.word	0x200005f0
    1388:	000011f9 	.word	0x000011f9
    138c:	20001760 	.word	0x20001760
    1390:	20000340 	.word	0x20000340
    1394:	200005ec 	.word	0x200005ec
    1398:	000090f9 	.word	0x000090f9
    139c:	20001340 	.word	0x20001340
    13a0:	200002c0 	.word	0x200002c0
    13a4:	200005e8 	.word	0x200005e8

000013a8 <cbvprintf_package>:
	return z_strncpy(buf, str, max);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
    13a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    13ac:	b08d      	sub	sp, #52	; 0x34
    13ae:	461f      	mov	r7, r3
    13b0:	9202      	str	r2, [sp, #8]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
    13b2:	f002 0304 	and.w	r3, r2, #4
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    13b6:	f3c2 02c2 	ubfx	r2, r2, #3, #3
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
    13ba:	9301      	str	r3, [sp, #4]
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    13bc:	1c53      	adds	r3, r2, #1
    13be:	9304      	str	r3, [sp, #16]

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
    13c0:	0783      	lsls	r3, r0, #30
    13c2:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
{
    13c6:	4605      	mov	r5, r0
    13c8:	460e      	mov	r6, r1
	if ((uintptr_t)packaged % sizeof(void *)) {
    13ca:	f040 8228 	bne.w	181e <cbvprintf_package+0x476>
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
    13ce:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
    13d0:	b130      	cbz	r0, 13e0 <cbvprintf_package+0x38>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
    13d2:	2907      	cmp	r1, #7
    13d4:	d809      	bhi.n	13ea <cbvprintf_package+0x42>
		return -ENOSPC;
    13d6:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
    13da:	b00d      	add	sp, #52	; 0x34
    13dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
    13e0:	f001 0607 	and.w	r6, r1, #7
    13e4:	1d34      	adds	r4, r6, #4
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
    13e6:	f1c6 0608 	rsb	r6, r6, #8
	unsigned int s_ro_cnt = 0; /* number of ro strings */
    13ea:	f04f 0a00 	mov.w	sl, #0
	align = VA_STACK_ALIGN(char *);
    13ee:	f04f 0904 	mov.w	r9, #4
	s = fmt--;
    13f2:	1e7b      	subs	r3, r7, #1
	unsigned int s_rw_cnt = 0; /* number of rw strings */
    13f4:	f8cd a00c 	str.w	sl, [sp, #12]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
    13f8:	4652      	mov	r2, sl
	bool parsing = false;
    13fa:	4651      	mov	r1, sl
	size = sizeof(char *);
    13fc:	46cb      	mov	fp, r9
			if (buf0 != NULL) {
    13fe:	b105      	cbz	r5, 1402 <cbvprintf_package+0x5a>
				*(const char **)buf = s;
    1400:	6027      	str	r7, [r4, #0]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    1402:	9804      	ldr	r0, [sp, #16]
    1404:	2800      	cmp	r0, #0
    1406:	f300 812a 	bgt.w	165e <cbvprintf_package+0x2b6>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
    140a:	48bc      	ldr	r0, [pc, #752]	; (16fc <cbvprintf_package+0x354>)
    140c:	4287      	cmp	r7, r0
    140e:	d303      	bcc.n	1418 <cbvprintf_package+0x70>
    1410:	48bb      	ldr	r0, [pc, #748]	; (1700 <cbvprintf_package+0x358>)
    1412:	4287      	cmp	r7, r0
    1414:	f0c0 8123 	bcc.w	165e <cbvprintf_package+0x2b6>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    1418:	f8dd c008 	ldr.w	ip, [sp, #8]
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    141c:	eba4 0e05 	sub.w	lr, r4, r5
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    1420:	f01c 0f02 	tst.w	ip, #2
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    1424:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    1428:	f000 8137 	beq.w	169a <cbvprintf_package+0x2f2>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    142c:	f04f 0c00 	mov.w	ip, #0
    1430:	e11e      	b.n	1670 <cbvprintf_package+0x2c8>
		if (!parsing) {
    1432:	b931      	cbnz	r1, 1442 <cbvprintf_package+0x9a>
			if (*fmt == '%') {
    1434:	2825      	cmp	r0, #37	; 0x25
    1436:	d116      	bne.n	1466 <cbvprintf_package+0xbe>
				parsing = true;
    1438:	2101      	movs	r1, #1
			align = VA_STACK_ALIGN(ptrdiff_t);
    143a:	f04f 0904 	mov.w	r9, #4
			size = sizeof(intmax_t);
    143e:	46cb      	mov	fp, r9
    1440:	e011      	b.n	1466 <cbvprintf_package+0xbe>
		switch (*fmt) {
    1442:	286c      	cmp	r0, #108	; 0x6c
    1444:	f200 809f 	bhi.w	1586 <cbvprintf_package+0x1de>
    1448:	284b      	cmp	r0, #75	; 0x4b
    144a:	d822      	bhi.n	1492 <cbvprintf_package+0xea>
    144c:	2847      	cmp	r0, #71	; 0x47
    144e:	f200 80b1 	bhi.w	15b4 <cbvprintf_package+0x20c>
    1452:	2829      	cmp	r0, #41	; 0x29
    1454:	d86a      	bhi.n	152c <cbvprintf_package+0x184>
    1456:	2820      	cmp	r0, #32
    1458:	d005      	beq.n	1466 <cbvprintf_package+0xbe>
    145a:	f1a0 0c23 	sub.w	ip, r0, #35	; 0x23
    145e:	f1dc 0100 	rsbs	r1, ip, #0
    1462:	eb41 010c 	adc.w	r1, r1, ip
	while (*++fmt != '\0') {
    1466:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    146a:	2800      	cmp	r0, #0
    146c:	d1e1      	bne.n	1432 <cbvprintf_package+0x8a>
	if (BUF_OFFSET / sizeof(int) > 255) {
    146e:	1b61      	subs	r1, r4, r5
    1470:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    1474:	f0c0 8173 	bcc.w	175e <cbvprintf_package+0x3b6>
		__ASSERT(false, "too many format args");
    1478:	49a2      	ldr	r1, [pc, #648]	; (1704 <cbvprintf_package+0x35c>)
    147a:	4aa3      	ldr	r2, [pc, #652]	; (1708 <cbvprintf_package+0x360>)
    147c:	48a3      	ldr	r0, [pc, #652]	; (170c <cbvprintf_package+0x364>)
    147e:	f240 233d 	movw	r3, #573	; 0x23d
    1482:	f007 ff61 	bl	9348 <assert_print>
    1486:	48a2      	ldr	r0, [pc, #648]	; (1710 <cbvprintf_package+0x368>)
    1488:	f007 ff5e 	bl	9348 <assert_print>
    148c:	f240 213d 	movw	r1, #573	; 0x23d
    1490:	e0fd      	b.n	168e <cbvprintf_package+0x2e6>
		switch (*fmt) {
    1492:	f1a0 0c4c 	sub.w	ip, r0, #76	; 0x4c
    1496:	f1bc 0f20 	cmp.w	ip, #32
    149a:	f200 808b 	bhi.w	15b4 <cbvprintf_package+0x20c>
    149e:	f20f 0e08 	addw	lr, pc, #8
    14a2:	f85e f02c 	ldr.w	pc, [lr, ip, lsl #2]
    14a6:	bf00      	nop
    14a8:	00001467 	.word	0x00001467
    14ac:	000015b5 	.word	0x000015b5
    14b0:	000015b5 	.word	0x000015b5
    14b4:	000015b5 	.word	0x000015b5
    14b8:	000015b5 	.word	0x000015b5
    14bc:	000015b5 	.word	0x000015b5
    14c0:	000015b5 	.word	0x000015b5
    14c4:	000015b5 	.word	0x000015b5
    14c8:	000015b5 	.word	0x000015b5
    14cc:	000015b5 	.word	0x000015b5
    14d0:	000015b5 	.word	0x000015b5
    14d4:	000015b5 	.word	0x000015b5
    14d8:	000015b9 	.word	0x000015b9
    14dc:	000015b5 	.word	0x000015b5
    14e0:	000015b5 	.word	0x000015b5
    14e4:	000015b5 	.word	0x000015b5
    14e8:	000015b5 	.word	0x000015b5
    14ec:	000015b5 	.word	0x000015b5
    14f0:	000015b5 	.word	0x000015b5
    14f4:	000015b5 	.word	0x000015b5
    14f8:	000015b5 	.word	0x000015b5
    14fc:	000015d5 	.word	0x000015d5
    1500:	000015b5 	.word	0x000015b5
    1504:	000015b9 	.word	0x000015b9
    1508:	000015b9 	.word	0x000015b9
    150c:	000015d5 	.word	0x000015d5
    1510:	000015d5 	.word	0x000015d5
    1514:	000015d5 	.word	0x000015d5
    1518:	00001467 	.word	0x00001467
    151c:	000015b9 	.word	0x000015b9
    1520:	000015fd 	.word	0x000015fd
    1524:	000015b5 	.word	0x000015b5
    1528:	00001467 	.word	0x00001467
    152c:	f1a0 0c2a 	sub.w	ip, r0, #42	; 0x2a
    1530:	f04f 0e01 	mov.w	lr, #1
    1534:	fa5f fc8c 	uxtb.w	ip, ip
    1538:	fa0e fc0c 	lsl.w	ip, lr, ip
    153c:	f64f 7eda 	movw	lr, #65498	; 0xffda
    1540:	ea1c 0f0e 	tst.w	ip, lr
    1544:	d18f      	bne.n	1466 <cbvprintf_package+0xbe>
    1546:	f01c 5f62 	tst.w	ip, #947912704	; 0x38800000
    154a:	d143      	bne.n	15d4 <cbvprintf_package+0x22c>
    154c:	f01c 0101 	ands.w	r1, ip, #1
    1550:	d089      	beq.n	1466 <cbvprintf_package+0xbe>
		buf = (void *) ROUND_UP(buf, align);
    1552:	3c01      	subs	r4, #1
    1554:	444c      	add	r4, r9
    1556:	f1c9 0c00 	rsb	ip, r9, #0
    155a:	ea04 040c 	and.w	r4, r4, ip
		if (buf0 != NULL && BUF_OFFSET + size > len) {
    155e:	2d00      	cmp	r5, #0
    1560:	d065      	beq.n	162e <cbvprintf_package+0x286>
    1562:	ebab 0c05 	sub.w	ip, fp, r5
    1566:	44a4      	add	ip, r4
    1568:	4566      	cmp	r6, ip
    156a:	f4ff af34 	bcc.w	13d6 <cbvprintf_package+0x2e>
		if (*fmt == 's') {
    156e:	2873      	cmp	r0, #115	; 0x73
    1570:	d06f      	beq.n	1652 <cbvprintf_package+0x2aa>
		} else if (size == sizeof(int)) {
    1572:	f1bb 0f04 	cmp.w	fp, #4
    1576:	d14a      	bne.n	160e <cbvprintf_package+0x266>
			int v = va_arg(ap, int);
    1578:	f858 0b04 	ldr.w	r0, [r8], #4
				*(int *)buf = v;
    157c:	6020      	str	r0, [r4, #0]
			buf += sizeof(int);
    157e:	3404      	adds	r4, #4
    1580:	f04f 0b04 	mov.w	fp, #4
    1584:	e76f      	b.n	1466 <cbvprintf_package+0xbe>
		switch (*fmt) {
    1586:	f1a0 0c6e 	sub.w	ip, r0, #110	; 0x6e
    158a:	fa5f fc8c 	uxtb.w	ip, ip
    158e:	f1bc 0f0c 	cmp.w	ip, #12
    1592:	d80f      	bhi.n	15b4 <cbvprintf_package+0x20c>
    1594:	f04f 0e01 	mov.w	lr, #1
    1598:	fa0e fc0c 	lsl.w	ip, lr, ip
    159c:	f01c 0f25 	tst.w	ip, #37	; 0x25
    15a0:	d12f      	bne.n	1602 <cbvprintf_package+0x25a>
    15a2:	f240 4e82 	movw	lr, #1154	; 0x482
    15a6:	ea1c 0f0e 	tst.w	ip, lr
    15aa:	d105      	bne.n	15b8 <cbvprintf_package+0x210>
    15ac:	f41c 5c82 	ands.w	ip, ip, #4160	; 0x1040
    15b0:	f47f af43 	bne.w	143a <cbvprintf_package+0x92>
			parsing = false;
    15b4:	2100      	movs	r1, #0
    15b6:	e756      	b.n	1466 <cbvprintf_package+0xbe>
			if (fmt[-1] == 'l') {
    15b8:	f813 1c01 	ldrb.w	r1, [r3, #-1]
    15bc:	296c      	cmp	r1, #108	; 0x6c
    15be:	d124      	bne.n	160a <cbvprintf_package+0x262>
				if (fmt[-2] == 'l') {
    15c0:	f813 1c02 	ldrb.w	r1, [r3, #-2]
    15c4:	296c      	cmp	r1, #108	; 0x6c
			parsing = false;
    15c6:	f04f 0100 	mov.w	r1, #0
				if (fmt[-2] == 'l') {
    15ca:	d11b      	bne.n	1604 <cbvprintf_package+0x25c>
					align = VA_STACK_ALIGN(long long);
    15cc:	f04f 0908 	mov.w	r9, #8
			size = sizeof(void *);
    15d0:	46cb      	mov	fp, r9
    15d2:	e7be      	b.n	1552 <cbvprintf_package+0x1aa>
				v.ld = va_arg(ap, long double);
    15d4:	f108 0807 	add.w	r8, r8, #7
    15d8:	f028 0807 	bic.w	r8, r8, #7
			buf = (void *) ROUND_UP(buf, align);
    15dc:	3407      	adds	r4, #7
				v.ld = va_arg(ap, long double);
    15de:	e8f8 0102 	ldrd	r0, r1, [r8], #8
			buf = (void *) ROUND_UP(buf, align);
    15e2:	f024 0407 	bic.w	r4, r4, #7
			if (buf0 != NULL) {
    15e6:	b13d      	cbz	r5, 15f8 <cbvprintf_package+0x250>
				if (BUF_OFFSET + size > len) {
    15e8:	f8dd e014 	ldr.w	lr, [sp, #20]
    15ec:	44a6      	add	lr, r4
    15ee:	45b6      	cmp	lr, r6
    15f0:	f63f aef1 	bhi.w	13d6 <cbvprintf_package+0x2e>
					*(long double *)buf = v.ld;
    15f4:	e9c4 0100 	strd	r0, r1, [r4]
			buf += size;
    15f8:	3408      	adds	r4, #8
			parsing = false;
    15fa:	2100      	movs	r1, #0
			align = VA_STACK_ALIGN(intmax_t);
    15fc:	f04f 0908 	mov.w	r9, #8
    1600:	e71d      	b.n	143e <cbvprintf_package+0x96>
			parsing = false;
    1602:	2100      	movs	r1, #0
			align = VA_STACK_ALIGN(void *);
    1604:	f04f 0904 	mov.w	r9, #4
    1608:	e7e2      	b.n	15d0 <cbvprintf_package+0x228>
			parsing = false;
    160a:	2100      	movs	r1, #0
    160c:	e7a1      	b.n	1552 <cbvprintf_package+0x1aa>
		} else if (size == sizeof(long long)) {
    160e:	f1bb 0f08 	cmp.w	fp, #8
    1612:	f040 8096 	bne.w	1742 <cbvprintf_package+0x39a>
			long long v = va_arg(ap, long long);
    1616:	f108 0807 	add.w	r8, r8, #7
    161a:	f028 0807 	bic.w	r8, r8, #7
    161e:	e8f8 bc02 	ldrd	fp, ip, [r8], #8
					*(long long *)buf = v;
    1622:	e9c4 bc00 	strd	fp, ip, [r4]
			buf += sizeof(long long);
    1626:	3408      	adds	r4, #8
    1628:	f04f 0b08 	mov.w	fp, #8
    162c:	e71b      	b.n	1466 <cbvprintf_package+0xbe>
		if (*fmt == 's') {
    162e:	2873      	cmp	r0, #115	; 0x73
    1630:	d00f      	beq.n	1652 <cbvprintf_package+0x2aa>
		} else if (size == sizeof(int)) {
    1632:	f1bb 0f04 	cmp.w	fp, #4
    1636:	d102      	bne.n	163e <cbvprintf_package+0x296>
			int v = va_arg(ap, int);
    1638:	f108 0804 	add.w	r8, r8, #4
			if (buf0 != NULL) {
    163c:	e79f      	b.n	157e <cbvprintf_package+0x1d6>
		} else if (size == sizeof(long long)) {
    163e:	f1bb 0f08 	cmp.w	fp, #8
    1642:	d17e      	bne.n	1742 <cbvprintf_package+0x39a>
			long long v = va_arg(ap, long long);
    1644:	f108 0807 	add.w	r8, r8, #7
    1648:	f028 0807 	bic.w	r8, r8, #7
    164c:	f108 0808 	add.w	r8, r8, #8
			if (buf0 != NULL) {
    1650:	e7e9      	b.n	1626 <cbvprintf_package+0x27e>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    1652:	9804      	ldr	r0, [sp, #16]
			s = va_arg(ap, char *);
    1654:	f858 7b04 	ldr.w	r7, [r8], #4
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    1658:	3801      	subs	r0, #1
    165a:	9004      	str	r0, [sp, #16]
			s = va_arg(ap, char *);
    165c:	e6cf      	b.n	13fe <cbvprintf_package+0x56>
			if (is_ro && !do_ro) {
    165e:	9802      	ldr	r0, [sp, #8]
    1660:	0780      	lsls	r0, r0, #30
    1662:	d546      	bpl.n	16f2 <cbvprintf_package+0x34a>
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    1664:	eba4 0e05 	sub.w	lr, r4, r5
    1668:	ea4f 009e 	mov.w	r0, lr, lsr #2
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    166c:	f04f 0c01 	mov.w	ip, #1
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    1670:	f5be 7f00 	cmp.w	lr, #512	; 0x200
    1674:	d31f      	bcc.n	16b6 <cbvprintf_package+0x30e>
					__ASSERT(false, "String with too many arguments");
    1676:	4923      	ldr	r1, [pc, #140]	; (1704 <cbvprintf_package+0x35c>)
    1678:	4a23      	ldr	r2, [pc, #140]	; (1708 <cbvprintf_package+0x360>)
    167a:	4824      	ldr	r0, [pc, #144]	; (170c <cbvprintf_package+0x364>)
    167c:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
    1680:	f007 fe62 	bl	9348 <assert_print>
    1684:	4823      	ldr	r0, [pc, #140]	; (1714 <cbvprintf_package+0x36c>)
    1686:	f007 fe5f 	bl	9348 <assert_print>
    168a:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
					__ASSERT(false, "str_ptr_pos[] too small");
    168e:	481e      	ldr	r0, [pc, #120]	; (1708 <cbvprintf_package+0x360>)
    1690:	f007 fe53 	bl	933a <assert_post_action>
					return -EINVAL;
    1694:	f06f 0015 	mvn.w	r0, #21
    1698:	e69f      	b.n	13da <cbvprintf_package+0x32>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    169a:	2a0f      	cmp	r2, #15
    169c:	d80d      	bhi.n	16ba <cbvprintf_package+0x312>
				if (buf0 != NULL) {
    169e:	2d00      	cmp	r5, #0
    16a0:	d03f      	beq.n	1722 <cbvprintf_package+0x37a>
					str_ptr_pos[s_idx] = s_ptr_idx;
    16a2:	b2c0      	uxtb	r0, r0
    16a4:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    16a8:	44ec      	add	ip, sp
    16aa:	f80c 0c10 	strb.w	r0, [ip, #-16]
						s_rw_cnt++;
    16ae:	9803      	ldr	r0, [sp, #12]
    16b0:	3001      	adds	r0, #1
    16b2:	9003      	str	r0, [sp, #12]
    16b4:	e01c      	b.n	16f0 <cbvprintf_package+0x348>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    16b6:	2a0f      	cmp	r2, #15
    16b8:	d90c      	bls.n	16d4 <cbvprintf_package+0x32c>
					__ASSERT(false, "str_ptr_pos[] too small");
    16ba:	4912      	ldr	r1, [pc, #72]	; (1704 <cbvprintf_package+0x35c>)
    16bc:	4a12      	ldr	r2, [pc, #72]	; (1708 <cbvprintf_package+0x360>)
    16be:	4813      	ldr	r0, [pc, #76]	; (170c <cbvprintf_package+0x364>)
    16c0:	f240 13f5 	movw	r3, #501	; 0x1f5
    16c4:	f007 fe40 	bl	9348 <assert_print>
    16c8:	4813      	ldr	r0, [pc, #76]	; (1718 <cbvprintf_package+0x370>)
    16ca:	f007 fe3d 	bl	9348 <assert_print>
    16ce:	f240 11f5 	movw	r1, #501	; 0x1f5
    16d2:	e7dc      	b.n	168e <cbvprintf_package+0x2e6>
				if (buf0 != NULL) {
    16d4:	b315      	cbz	r5, 171c <cbvprintf_package+0x374>
					str_ptr_pos[s_idx] = s_ptr_idx;
    16d6:	b2c0      	uxtb	r0, r0
					if (is_ro) {
    16d8:	f1bc 0f00 	cmp.w	ip, #0
    16dc:	d0e2      	beq.n	16a4 <cbvprintf_package+0x2fc>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
    16de:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    16e2:	44ec      	add	ip, sp
    16e4:	f060 007f 	orn	r0, r0, #127	; 0x7f
    16e8:	f80c 0c10 	strb.w	r0, [ip, #-16]
						s_ro_cnt++;
    16ec:	f10a 0a01 	add.w	sl, sl, #1
				s_idx++;
    16f0:	3201      	adds	r2, #1
				if (BUF_OFFSET + size > len) {
    16f2:	f1c5 0008 	rsb	r0, r5, #8
			buf += sizeof(char *);
    16f6:	3404      	adds	r4, #4
				if (BUF_OFFSET + size > len) {
    16f8:	9005      	str	r0, [sp, #20]
    16fa:	e6b4      	b.n	1466 <cbvprintf_package+0xbe>
    16fc:	00009b90 	.word	0x00009b90
    1700:	0000bb4c 	.word	0x0000bb4c
    1704:	0000a378 	.word	0x0000a378
    1708:	0000a218 	.word	0x0000a218
    170c:	0000a246 	.word	0x0000a246
    1710:	0000a2b3 	.word	0x0000a2b3
    1714:	0000a263 	.word	0x0000a263
    1718:	0000a284 	.word	0x0000a284
				} else if (is_ro || rws_pos_en) {
    171c:	f1bc 0f00 	cmp.w	ip, #0
    1720:	d101      	bne.n	1726 <cbvprintf_package+0x37e>
    1722:	9801      	ldr	r0, [sp, #4]
    1724:	b108      	cbz	r0, 172a <cbvprintf_package+0x382>
					len += 1;
    1726:	3601      	adds	r6, #1
    1728:	e7e2      	b.n	16f0 <cbvprintf_package+0x348>
					len += strlen(s) + 1 + 1;
    172a:	4638      	mov	r0, r7
    172c:	e9cd 2106 	strd	r2, r1, [sp, #24]
    1730:	9305      	str	r3, [sp, #20]
    1732:	f7ff faf5 	bl	d20 <strlen>
    1736:	3602      	adds	r6, #2
    1738:	e9dd 2106 	ldrd	r2, r1, [sp, #24]
    173c:	9b05      	ldr	r3, [sp, #20]
    173e:	4406      	add	r6, r0
    1740:	e7d6      	b.n	16f0 <cbvprintf_package+0x348>
			__ASSERT(false, "unexpected size %u", size);
    1742:	4a38      	ldr	r2, [pc, #224]	; (1824 <cbvprintf_package+0x47c>)
    1744:	4938      	ldr	r1, [pc, #224]	; (1828 <cbvprintf_package+0x480>)
    1746:	4839      	ldr	r0, [pc, #228]	; (182c <cbvprintf_package+0x484>)
    1748:	f240 2331 	movw	r3, #561	; 0x231
    174c:	f007 fdfc 	bl	9348 <assert_print>
    1750:	4659      	mov	r1, fp
    1752:	4837      	ldr	r0, [pc, #220]	; (1830 <cbvprintf_package+0x488>)
    1754:	f007 fdf8 	bl	9348 <assert_print>
    1758:	f240 2131 	movw	r1, #561	; 0x231
    175c:	e797      	b.n	168e <cbvprintf_package+0x2e6>
	if (buf0 == NULL) {
    175e:	b91d      	cbnz	r5, 1768 <cbvprintf_package+0x3c0>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    1760:	f1a6 0408 	sub.w	r4, r6, #8
    1764:	1860      	adds	r0, r4, r1
    1766:	e638      	b.n	13da <cbvprintf_package+0x32>
	if (rws_pos_en) {
    1768:	9b01      	ldr	r3, [sp, #4]
	buf0[0] = BUF_OFFSET / sizeof(int);
    176a:	f3c1 0c87 	ubfx	ip, r1, #2, #8
		buf0[3] = s_rw_cnt;
    176e:	f89d 100c 	ldrb.w	r1, [sp, #12]
	if (rws_pos_en) {
    1772:	b90b      	cbnz	r3, 1778 <cbvprintf_package+0x3d0>
    1774:	4608      	mov	r0, r1
    1776:	4619      	mov	r1, r3
	buf0[0] = BUF_OFFSET / sizeof(int);
    1778:	f885 c000 	strb.w	ip, [r5]
		buf0[1] = 0;
    177c:	7068      	strb	r0, [r5, #1]
		buf0[3] = s_rw_cnt;
    177e:	70e9      	strb	r1, [r5, #3]
	buf0[2] = s_ro_cnt;
    1780:	f885 a002 	strb.w	sl, [r5, #2]
	if (s_ro_cnt) {
    1784:	f1ba 0f00 	cmp.w	sl, #0
    1788:	d006      	beq.n	1798 <cbvprintf_package+0x3f0>
    178a:	a808      	add	r0, sp, #32
		for (i = 0; i < s_idx; i++) {
    178c:	f04f 0c00 	mov.w	ip, #0
			if (BUF_OFFSET + 1 > len) {
    1790:	f1c5 0e01 	rsb	lr, r5, #1
		for (i = 0; i < s_idx; i++) {
    1794:	4562      	cmp	r2, ip
    1796:	d109      	bne.n	17ac <cbvprintf_package+0x404>
    1798:	f10d 0820 	add.w	r8, sp, #32
    179c:	eb08 0902 	add.w	r9, r8, r2
		if (BUF_OFFSET + 1 + size > len) {
    17a0:	f1c5 0b01 	rsb	fp, r5, #1
	for (i = 0; i < s_idx; i++) {
    17a4:	45c1      	cmp	r9, r8
    17a6:	d111      	bne.n	17cc <cbvprintf_package+0x424>
	return BUF_OFFSET;
    17a8:	1b60      	subs	r0, r4, r5
    17aa:	e616      	b.n	13da <cbvprintf_package+0x32>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    17ac:	f810 1b01 	ldrb.w	r1, [r0], #1
    17b0:	060b      	lsls	r3, r1, #24
    17b2:	d508      	bpl.n	17c6 <cbvprintf_package+0x41e>
			if (BUF_OFFSET + 1 > len) {
    17b4:	eb04 080e 	add.w	r8, r4, lr
    17b8:	4546      	cmp	r6, r8
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    17ba:	f001 017f 	and.w	r1, r1, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    17be:	f4ff ae0a 	bcc.w	13d6 <cbvprintf_package+0x2e>
			*buf++ = pos;
    17c2:	f804 1b01 	strb.w	r1, [r4], #1
		for (i = 0; i < s_idx; i++) {
    17c6:	f10c 0c01 	add.w	ip, ip, #1
    17ca:	e7e3      	b.n	1794 <cbvprintf_package+0x3ec>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    17cc:	f1ba 0f00 	cmp.w	sl, #0
    17d0:	d003      	beq.n	17da <cbvprintf_package+0x432>
    17d2:	f998 2000 	ldrsb.w	r2, [r8]
    17d6:	2a00      	cmp	r2, #0
    17d8:	db1c      	blt.n	1814 <cbvprintf_package+0x46c>
		if (rws_pos_en) {
    17da:	9b01      	ldr	r3, [sp, #4]
    17dc:	b9eb      	cbnz	r3, 181a <cbvprintf_package+0x472>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    17de:	f898 2000 	ldrb.w	r2, [r8]
    17e2:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    17e6:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
    17ea:	4638      	mov	r0, r7
    17ec:	f7ff fa98 	bl	d20 <strlen>
    17f0:	1c42      	adds	r2, r0, #1
		if (BUF_OFFSET + 1 + size > len) {
    17f2:	eb04 010b 	add.w	r1, r4, fp
    17f6:	4411      	add	r1, r2
    17f8:	428e      	cmp	r6, r1
    17fa:	f4ff adec 	bcc.w	13d6 <cbvprintf_package+0x2e>
		*buf++ = str_ptr_pos[i];
    17fe:	f898 1000 	ldrb.w	r1, [r8]
    1802:	f804 1b01 	strb.w	r1, [r4], #1
__ ## fun ## _ichk(type1 __restrict dst, type2 __restrict src) { \
	return __builtin___ ## fun ## _chk(dst, src, __ssp_bos0(dst)); \
}

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    1806:	4639      	mov	r1, r7
    1808:	4620      	mov	r0, r4
    180a:	9202      	str	r2, [sp, #8]
    180c:	f008 f997 	bl	9b3e <memcpy>
		buf += size;
    1810:	9a02      	ldr	r2, [sp, #8]
    1812:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
    1814:	f108 0801 	add.w	r8, r8, #1
    1818:	e7c4      	b.n	17a4 <cbvprintf_package+0x3fc>
			size = 0;
    181a:	2200      	movs	r2, #0
    181c:	e7e9      	b.n	17f2 <cbvprintf_package+0x44a>
		return -EFAULT;
    181e:	f06f 000d 	mvn.w	r0, #13
    1822:	e5da      	b.n	13da <cbvprintf_package+0x32>
    1824:	0000a218 	.word	0x0000a218
    1828:	0000a378 	.word	0x0000a378
    182c:	0000a246 	.word	0x0000a246
    1830:	0000a29e 	.word	0x0000a29e

00001834 <sys_notify_finalize>:
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    1834:	6843      	ldr	r3, [r0, #4]

	return method & SYS_NOTIFY_METHOD_MASK;
    1836:	f003 0303 	and.w	r3, r3, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    183a:	2b03      	cmp	r3, #3
{
    183c:	b510      	push	{r4, lr}
    183e:	4604      	mov	r4, r0
	notify->result = res;
    1840:	6081      	str	r1, [r0, #8]
	switch (method) {
    1842:	d002      	beq.n	184a <sys_notify_finalize+0x16>
    1844:	b12b      	cbz	r3, 1852 <sys_notify_finalize+0x1e>
	sys_notify_generic_callback rv = NULL;
    1846:	2000      	movs	r0, #0
    1848:	e000      	b.n	184c <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    184a:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    184c:	2300      	movs	r3, #0
    184e:	6063      	str	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    1850:	bd10      	pop	{r4, pc}
		__ASSERT_NO_MSG(false);
    1852:	4a05      	ldr	r2, [pc, #20]	; (1868 <sys_notify_finalize+0x34>)
    1854:	4905      	ldr	r1, [pc, #20]	; (186c <sys_notify_finalize+0x38>)
    1856:	4806      	ldr	r0, [pc, #24]	; (1870 <sys_notify_finalize+0x3c>)
    1858:	2345      	movs	r3, #69	; 0x45
    185a:	f007 fd75 	bl	9348 <assert_print>
    185e:	4802      	ldr	r0, [pc, #8]	; (1868 <sys_notify_finalize+0x34>)
    1860:	2145      	movs	r1, #69	; 0x45
    1862:	f007 fd6a 	bl	933a <assert_post_action>
    1866:	e7ee      	b.n	1846 <sys_notify_finalize+0x12>
    1868:	0000a2ca 	.word	0x0000a2ca
    186c:	0000a378 	.word	0x0000a378
    1870:	0000a246 	.word	0x0000a246

00001874 <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int))
{
	_char_out = fn;
    1874:	4b01      	ldr	r3, [pc, #4]	; (187c <__printk_hook_install+0x8>)
    1876:	6018      	str	r0, [r3, #0]
}
    1878:	4770      	bx	lr
    187a:	bf00      	nop
    187c:	20000000 	.word	0x20000000

00001880 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1880:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1884:	8b85      	ldrh	r5, [r0, #28]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1886:	072b      	lsls	r3, r5, #28
{
    1888:	4604      	mov	r4, r0
    188a:	4691      	mov	r9, r2
	if (processing) {
    188c:	d469      	bmi.n	1962 <process_event+0xe2>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    188e:	2902      	cmp	r1, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1890:	f005 0507 	and.w	r5, r5, #7
		if (evt == EVT_RECHECK) {
    1894:	f000 81ee 	beq.w	1c74 <process_event+0x3f4>
			evt = process_recheck(mgr);
		}

		if (evt == EVT_NOP) {
    1898:	46aa      	mov	sl, r5
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
			res = mgr->last_res;
    189a:	f8d4 8018 	ldr.w	r8, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    189e:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    18a0:	f1b8 0f00 	cmp.w	r8, #0
    18a4:	da7d      	bge.n	19a2 <process_event+0x122>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    18a6:	2200      	movs	r2, #0
		*clients = mgr->clients;
    18a8:	6826      	ldr	r6, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    18aa:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    18ae:	e9c4 2200 	strd	r2, r2, [r4]
    18b2:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    18b6:	83a3      	strh	r3, [r4, #28]
		/* Have to unlock and do something if any of:
		 * * We changed state and there are monitors;
		 * * We completed a transition and there are clients to notify;
		 * * We need to initiate a transition.
		 */
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    18b8:	8ba3      	ldrh	r3, [r4, #28]
    18ba:	f003 0507 	and.w	r5, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    18be:	4555      	cmp	r5, sl
    18c0:	f04f 0700 	mov.w	r7, #0
    18c4:	f040 81a5 	bne.w	1c12 <process_event+0x392>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    18c8:	f04f 0a00 	mov.w	sl, #0

		evt = EVT_NOP;
		if (do_monitors
		    || !sys_slist_is_empty(&clients)
    18cc:	2e00      	cmp	r6, #0
    18ce:	f000 80f2 	beq.w	1ab6 <process_event+0x236>
		    || (transit != NULL)) {
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    18d2:	f043 0308 	orr.w	r3, r3, #8

			mgr->flags = flags;
			state = flags & ONOFF_STATE_MASK;

			k_spin_unlock(&mgr->lock, key);
    18d6:	f104 0b14 	add.w	fp, r4, #20
			mgr->flags = flags;
    18da:	83a3      	strh	r3, [r4, #28]
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    18dc:	4658      	mov	r0, fp
    18de:	f005 fb17 	bl	6f10 <z_spin_unlock_valid>
    18e2:	b968      	cbnz	r0, 1900 <process_event+0x80>
    18e4:	4a93      	ldr	r2, [pc, #588]	; (1b34 <process_event+0x2b4>)
    18e6:	4994      	ldr	r1, [pc, #592]	; (1b38 <process_event+0x2b8>)
    18e8:	4894      	ldr	r0, [pc, #592]	; (1b3c <process_event+0x2bc>)
    18ea:	23b9      	movs	r3, #185	; 0xb9
    18ec:	f007 fd2c 	bl	9348 <assert_print>
    18f0:	4893      	ldr	r0, [pc, #588]	; (1b40 <process_event+0x2c0>)
    18f2:	4659      	mov	r1, fp
    18f4:	f007 fd28 	bl	9348 <assert_print>
    18f8:	488e      	ldr	r0, [pc, #568]	; (1b34 <process_event+0x2b4>)
    18fa:	21b9      	movs	r1, #185	; 0xb9
    18fc:	f007 fd1d 	bl	933a <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1900:	f389 8811 	msr	BASEPRI, r9
    1904:	f3bf 8f6f 	isb	sy

			if (do_monitors) {
    1908:	f1ba 0f00 	cmp.w	sl, #0
    190c:	f040 8188 	bne.w	1c20 <process_event+0x3a0>
	while (!sys_slist_is_empty(list)) {
    1910:	2e00      	cmp	r6, #0
    1912:	f040 819e 	bne.w	1c52 <process_event+0x3d2>

			if (!sys_slist_is_empty(&clients)) {
				notify_all(mgr, &clients, state, res);
			}

			if (transit != NULL) {
    1916:	b117      	cbz	r7, 191e <process_event+0x9e>
				transit(mgr, transition_complete);
    1918:	498a      	ldr	r1, [pc, #552]	; (1b44 <process_event+0x2c4>)
    191a:	4620      	mov	r0, r4
    191c:	47b8      	blx	r7
	__asm__ volatile(
    191e:	f04f 0320 	mov.w	r3, #32
    1922:	f3ef 8911 	mrs	r9, BASEPRI
    1926:	f383 8812 	msr	BASEPRI_MAX, r3
    192a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    192e:	4658      	mov	r0, fp
    1930:	f005 fae0 	bl	6ef4 <z_spin_lock_valid>
    1934:	b968      	cbnz	r0, 1952 <process_event+0xd2>
    1936:	4a7f      	ldr	r2, [pc, #508]	; (1b34 <process_event+0x2b4>)
    1938:	4983      	ldr	r1, [pc, #524]	; (1b48 <process_event+0x2c8>)
    193a:	4880      	ldr	r0, [pc, #512]	; (1b3c <process_event+0x2bc>)
    193c:	238e      	movs	r3, #142	; 0x8e
    193e:	f007 fd03 	bl	9348 <assert_print>
    1942:	4882      	ldr	r0, [pc, #520]	; (1b4c <process_event+0x2cc>)
    1944:	4659      	mov	r1, fp
    1946:	f007 fcff 	bl	9348 <assert_print>
    194a:	487a      	ldr	r0, [pc, #488]	; (1b34 <process_event+0x2b4>)
    194c:	218e      	movs	r1, #142	; 0x8e
    194e:	f007 fcf4 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    1952:	4658      	mov	r0, fp
    1954:	f005 faec 	bl	6f30 <z_spin_lock_set_owner>
			}

			key = k_spin_lock(&mgr->lock);
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    1958:	8ba3      	ldrh	r3, [r4, #28]
    195a:	f023 0308 	bic.w	r3, r3, #8
    195e:	83a3      	strh	r3, [r4, #28]
			state = mgr->flags & ONOFF_STATE_MASK;
    1960:	e05a      	b.n	1a18 <process_event+0x198>
		if (evt == EVT_COMPLETE) {
    1962:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1964:	bf0c      	ite	eq
    1966:	f045 0510 	orreq.w	r5, r5, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    196a:	f045 0520 	orrne.w	r5, r5, #32
    196e:	8385      	strh	r5, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    1970:	3414      	adds	r4, #20
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1972:	4620      	mov	r0, r4
    1974:	f005 facc 	bl	6f10 <z_spin_unlock_valid>
    1978:	b968      	cbnz	r0, 1996 <process_event+0x116>
    197a:	4a6e      	ldr	r2, [pc, #440]	; (1b34 <process_event+0x2b4>)
    197c:	496e      	ldr	r1, [pc, #440]	; (1b38 <process_event+0x2b8>)
    197e:	486f      	ldr	r0, [pc, #444]	; (1b3c <process_event+0x2bc>)
    1980:	23b9      	movs	r3, #185	; 0xb9
    1982:	f007 fce1 	bl	9348 <assert_print>
    1986:	486e      	ldr	r0, [pc, #440]	; (1b40 <process_event+0x2c0>)
    1988:	4621      	mov	r1, r4
    198a:	f007 fcdd 	bl	9348 <assert_print>
    198e:	4869      	ldr	r0, [pc, #420]	; (1b34 <process_event+0x2b4>)
    1990:	21b9      	movs	r1, #185	; 0xb9
    1992:	f007 fcd2 	bl	933a <assert_post_action>
	__asm__ volatile(
    1996:	f389 8811 	msr	BASEPRI, r9
    199a:	f3bf 8f6f 	isb	sy
}
    199e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    19a2:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    19a6:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    19a8:	2901      	cmp	r1, #1
    19aa:	d820      	bhi.n	19ee <process_event+0x16e>
	list->head = NULL;
    19ac:	2100      	movs	r1, #0
		if (state == ONOFF_STATE_TO_ON) {
    19ae:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    19b0:	6826      	ldr	r6, [r4, #0]
	list->tail = NULL;
    19b2:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    19b6:	d116      	bne.n	19e6 <process_event+0x166>
		*clients = mgr->clients;
    19b8:	4632      	mov	r2, r6
    19ba:	e003      	b.n	19c4 <process_event+0x144>
				mgr->refs += 1U;
    19bc:	8be1      	ldrh	r1, [r4, #30]

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
    19be:	6812      	ldr	r2, [r2, #0]
    19c0:	3101      	adds	r1, #1
    19c2:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    19c4:	2a00      	cmp	r2, #0
    19c6:	d1f9      	bne.n	19bc <process_event+0x13c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    19c8:	f023 0307 	bic.w	r3, r3, #7
    19cc:	f043 0202 	orr.w	r2, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    19d0:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    19d2:	4620      	mov	r0, r4
    19d4:	f007 fbe0 	bl	9198 <process_recheck>
    19d8:	2800      	cmp	r0, #0
    19da:	f43f af6d 	beq.w	18b8 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    19de:	f042 0220 	orr.w	r2, r2, #32
    19e2:	83a2      	strh	r2, [r4, #28]
    19e4:	e768      	b.n	18b8 <process_event+0x38>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    19e6:	f023 0307 	bic.w	r3, r3, #7
    19ea:	b29a      	uxth	r2, r3
}
    19ec:	e7f0      	b.n	19d0 <process_event+0x150>
	} else if (state == ONOFF_STATE_TO_OFF) {
    19ee:	2a04      	cmp	r2, #4
    19f0:	d11e      	bne.n	1a30 <process_event+0x1b0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    19f2:	f023 0307 	bic.w	r3, r3, #7
    19f6:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    19f8:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    19fa:	4620      	mov	r0, r4
    19fc:	f007 fbcc 	bl	9198 <process_recheck>
    1a00:	b110      	cbz	r0, 1a08 <process_event+0x188>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1a02:	f042 0220 	orr.w	r2, r2, #32
    1a06:	83a2      	strh	r2, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1a08:	8ba3      	ldrh	r3, [r4, #28]
    1a0a:	f003 0507 	and.w	r5, r3, #7
		onoff_transition_fn transit = NULL;
    1a0e:	2700      	movs	r7, #0
				   && !sys_slist_is_empty(&mgr->monitors);
    1a10:	4555      	cmp	r5, sl
    1a12:	463e      	mov	r6, r7
    1a14:	f040 80fd 	bne.w	1c12 <process_event+0x392>
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    1a18:	f8b4 a01c 	ldrh.w	sl, [r4, #28]
    1a1c:	f01a 0f10 	tst.w	sl, #16
    1a20:	f000 811f 	beq.w	1c62 <process_event+0x3e2>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1a24:	f02a 0310 	bic.w	r3, sl, #16
    1a28:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    1a2a:	f00a 0a07 	and.w	sl, sl, #7
		if (evt == EVT_RECHECK) {
    1a2e:	e734      	b.n	189a <process_event+0x1a>
		__ASSERT_NO_MSG(false);
    1a30:	4a47      	ldr	r2, [pc, #284]	; (1b50 <process_event+0x2d0>)
    1a32:	4948      	ldr	r1, [pc, #288]	; (1b54 <process_event+0x2d4>)
    1a34:	4841      	ldr	r0, [pc, #260]	; (1b3c <process_event+0x2bc>)
    1a36:	f240 131b 	movw	r3, #283	; 0x11b
    1a3a:	f007 fc85 	bl	9348 <assert_print>
    1a3e:	4844      	ldr	r0, [pc, #272]	; (1b50 <process_event+0x2d0>)
    1a40:	f240 111b 	movw	r1, #283	; 0x11b
    1a44:	f007 fc79 	bl	933a <assert_post_action>
    1a48:	e7de      	b.n	1a08 <process_event+0x188>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    1a4a:	b15d      	cbz	r5, 1a64 <process_event+0x1e4>
    1a4c:	4942      	ldr	r1, [pc, #264]	; (1b58 <process_event+0x2d8>)
    1a4e:	483b      	ldr	r0, [pc, #236]	; (1b3c <process_event+0x2bc>)
    1a50:	4a3f      	ldr	r2, [pc, #252]	; (1b50 <process_event+0x2d0>)
    1a52:	f44f 73ab 	mov.w	r3, #342	; 0x156
    1a56:	f007 fc77 	bl	9348 <assert_print>
    1a5a:	483d      	ldr	r0, [pc, #244]	; (1b50 <process_event+0x2d0>)
    1a5c:	f44f 71ab 	mov.w	r1, #342	; 0x156
    1a60:	f007 fc6b 	bl	933a <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1a64:	6823      	ldr	r3, [r4, #0]
    1a66:	b95b      	cbnz	r3, 1a80 <process_event+0x200>
    1a68:	493c      	ldr	r1, [pc, #240]	; (1b5c <process_event+0x2dc>)
    1a6a:	4834      	ldr	r0, [pc, #208]	; (1b3c <process_event+0x2bc>)
    1a6c:	4a38      	ldr	r2, [pc, #224]	; (1b50 <process_event+0x2d0>)
    1a6e:	f240 1357 	movw	r3, #343	; 0x157
    1a72:	f007 fc69 	bl	9348 <assert_print>
    1a76:	4836      	ldr	r0, [pc, #216]	; (1b50 <process_event+0x2d0>)
    1a78:	f240 1157 	movw	r1, #343	; 0x157
    1a7c:	f007 fc5d 	bl	933a <assert_post_action>
			transit = mgr->transitions->start;
    1a80:	6923      	ldr	r3, [r4, #16]
    1a82:	681f      	ldr	r7, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
    1a84:	b95f      	cbnz	r7, 1a9e <process_event+0x21e>
    1a86:	4936      	ldr	r1, [pc, #216]	; (1b60 <process_event+0x2e0>)
    1a88:	482c      	ldr	r0, [pc, #176]	; (1b3c <process_event+0x2bc>)
    1a8a:	4a31      	ldr	r2, [pc, #196]	; (1b50 <process_event+0x2d0>)
    1a8c:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    1a90:	f007 fc5a 	bl	9348 <assert_print>
    1a94:	482e      	ldr	r0, [pc, #184]	; (1b50 <process_event+0x2d0>)
    1a96:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    1a9a:	f007 fc4e 	bl	933a <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1a9e:	8ba3      	ldrh	r3, [r4, #28]
    1aa0:	f023 0307 	bic.w	r3, r3, #7
    1aa4:	f043 0306 	orr.w	r3, r3, #6
    1aa8:	b29b      	uxth	r3, r3
				   && !sys_slist_is_empty(&mgr->monitors);
    1aaa:	2d06      	cmp	r5, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    1aac:	83a3      	strh	r3, [r4, #28]
				   && !sys_slist_is_empty(&mgr->monitors);
    1aae:	f040 80ad 	bne.w	1c0c <process_event+0x38c>
		res = 0;
    1ab2:	f04f 0800 	mov.w	r8, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1ab6:	f04f 0a00 	mov.w	sl, #0
    1aba:	4656      	mov	r6, sl
		    || (transit != NULL)) {
    1abc:	2f00      	cmp	r7, #0
    1abe:	f47f af08 	bne.w	18d2 <process_event+0x52>
    1ac2:	e7a9      	b.n	1a18 <process_event+0x198>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    1ac4:	2d02      	cmp	r5, #2
    1ac6:	d00b      	beq.n	1ae0 <process_event+0x260>
    1ac8:	4926      	ldr	r1, [pc, #152]	; (1b64 <process_event+0x2e4>)
    1aca:	481c      	ldr	r0, [pc, #112]	; (1b3c <process_event+0x2bc>)
    1acc:	4a20      	ldr	r2, [pc, #128]	; (1b50 <process_event+0x2d0>)
    1ace:	f240 135d 	movw	r3, #349	; 0x15d
    1ad2:	f007 fc39 	bl	9348 <assert_print>
    1ad6:	481e      	ldr	r0, [pc, #120]	; (1b50 <process_event+0x2d0>)
    1ad8:	f240 115d 	movw	r1, #349	; 0x15d
    1adc:	f007 fc2d 	bl	933a <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    1ae0:	8be3      	ldrh	r3, [r4, #30]
    1ae2:	b15b      	cbz	r3, 1afc <process_event+0x27c>
    1ae4:	4920      	ldr	r1, [pc, #128]	; (1b68 <process_event+0x2e8>)
    1ae6:	4815      	ldr	r0, [pc, #84]	; (1b3c <process_event+0x2bc>)
    1ae8:	4a19      	ldr	r2, [pc, #100]	; (1b50 <process_event+0x2d0>)
    1aea:	f44f 73af 	mov.w	r3, #350	; 0x15e
    1aee:	f007 fc2b 	bl	9348 <assert_print>
    1af2:	4817      	ldr	r0, [pc, #92]	; (1b50 <process_event+0x2d0>)
    1af4:	f44f 71af 	mov.w	r1, #350	; 0x15e
    1af8:	f007 fc1f 	bl	933a <assert_post_action>
			transit = mgr->transitions->stop;
    1afc:	6923      	ldr	r3, [r4, #16]
    1afe:	685f      	ldr	r7, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1b00:	b95f      	cbnz	r7, 1b1a <process_event+0x29a>
    1b02:	4917      	ldr	r1, [pc, #92]	; (1b60 <process_event+0x2e0>)
    1b04:	480d      	ldr	r0, [pc, #52]	; (1b3c <process_event+0x2bc>)
    1b06:	4a12      	ldr	r2, [pc, #72]	; (1b50 <process_event+0x2d0>)
    1b08:	f240 1361 	movw	r3, #353	; 0x161
    1b0c:	f007 fc1c 	bl	9348 <assert_print>
    1b10:	480f      	ldr	r0, [pc, #60]	; (1b50 <process_event+0x2d0>)
    1b12:	f240 1161 	movw	r1, #353	; 0x161
    1b16:	f007 fc10 	bl	933a <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1b1a:	8ba3      	ldrh	r3, [r4, #28]
    1b1c:	f023 0307 	bic.w	r3, r3, #7
    1b20:	f043 0304 	orr.w	r3, r3, #4
    1b24:	b29b      	uxth	r3, r3
				   && !sys_slist_is_empty(&mgr->monitors);
    1b26:	2d04      	cmp	r5, #4
	mgr->flags = (state & ONOFF_STATE_MASK)
    1b28:	83a3      	strh	r3, [r4, #28]
				   && !sys_slist_is_empty(&mgr->monitors);
    1b2a:	d0c2      	beq.n	1ab2 <process_event+0x232>
    1b2c:	2600      	movs	r6, #0
		res = 0;
    1b2e:	46b0      	mov	r8, r6
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1b30:	2504      	movs	r5, #4
    1b32:	e06e      	b.n	1c12 <process_event+0x392>
    1b34:	0000a390 	.word	0x0000a390
    1b38:	0000a3bd 	.word	0x0000a3bd
    1b3c:	0000a246 	.word	0x0000a246
    1b40:	0000a3d4 	.word	0x0000a3d4
    1b44:	00001cb9 	.word	0x00001cb9
    1b48:	0000a3e9 	.word	0x0000a3e9
    1b4c:	0000a3fe 	.word	0x0000a3fe
    1b50:	0000a2ed 	.word	0x0000a2ed
    1b54:	0000a378 	.word	0x0000a378
    1b58:	0000a30f 	.word	0x0000a30f
    1b5c:	0000a31b 	.word	0x0000a31b
    1b60:	0000a33e 	.word	0x0000a33e
    1b64:	0000a355 	.word	0x0000a355
    1b68:	0000a36b 	.word	0x0000a36b
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1b6c:	2d01      	cmp	r5, #1
    1b6e:	d00b      	beq.n	1b88 <process_event+0x308>
    1b70:	494b      	ldr	r1, [pc, #300]	; (1ca0 <process_event+0x420>)
    1b72:	484c      	ldr	r0, [pc, #304]	; (1ca4 <process_event+0x424>)
    1b74:	4a4c      	ldr	r2, [pc, #304]	; (1ca8 <process_event+0x428>)
    1b76:	f44f 73b2 	mov.w	r3, #356	; 0x164
    1b7a:	f007 fbe5 	bl	9348 <assert_print>
    1b7e:	484a      	ldr	r0, [pc, #296]	; (1ca8 <process_event+0x428>)
    1b80:	f44f 71b2 	mov.w	r1, #356	; 0x164
    1b84:	f007 fbd9 	bl	933a <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1b88:	6823      	ldr	r3, [r4, #0]
    1b8a:	b95b      	cbnz	r3, 1ba4 <process_event+0x324>
    1b8c:	4947      	ldr	r1, [pc, #284]	; (1cac <process_event+0x42c>)
    1b8e:	4845      	ldr	r0, [pc, #276]	; (1ca4 <process_event+0x424>)
    1b90:	4a45      	ldr	r2, [pc, #276]	; (1ca8 <process_event+0x428>)
    1b92:	f240 1365 	movw	r3, #357	; 0x165
    1b96:	f007 fbd7 	bl	9348 <assert_print>
    1b9a:	4843      	ldr	r0, [pc, #268]	; (1ca8 <process_event+0x428>)
    1b9c:	f240 1165 	movw	r1, #357	; 0x165
    1ba0:	f007 fbcb 	bl	933a <assert_post_action>
			transit = mgr->transitions->reset;
    1ba4:	6923      	ldr	r3, [r4, #16]
    1ba6:	689f      	ldr	r7, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
    1ba8:	b95f      	cbnz	r7, 1bc2 <process_event+0x342>
    1baa:	4941      	ldr	r1, [pc, #260]	; (1cb0 <process_event+0x430>)
    1bac:	483d      	ldr	r0, [pc, #244]	; (1ca4 <process_event+0x424>)
    1bae:	4a3e      	ldr	r2, [pc, #248]	; (1ca8 <process_event+0x428>)
    1bb0:	f44f 73b4 	mov.w	r3, #360	; 0x168
    1bb4:	f007 fbc8 	bl	9348 <assert_print>
    1bb8:	483b      	ldr	r0, [pc, #236]	; (1ca8 <process_event+0x428>)
    1bba:	f44f 71b4 	mov.w	r1, #360	; 0x168
    1bbe:	f007 fbbc 	bl	933a <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1bc2:	8ba3      	ldrh	r3, [r4, #28]
    1bc4:	f023 0307 	bic.w	r3, r3, #7
    1bc8:	f043 0305 	orr.w	r3, r3, #5
    1bcc:	b29b      	uxth	r3, r3
				   && !sys_slist_is_empty(&mgr->monitors);
    1bce:	2d05      	cmp	r5, #5
	mgr->flags = (state & ONOFF_STATE_MASK)
    1bd0:	83a3      	strh	r3, [r4, #28]
				   && !sys_slist_is_empty(&mgr->monitors);
    1bd2:	f43f af6e 	beq.w	1ab2 <process_event+0x232>
    1bd6:	2600      	movs	r6, #0
		res = 0;
    1bd8:	46b0      	mov	r8, r6
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1bda:	2505      	movs	r5, #5
    1bdc:	e019      	b.n	1c12 <process_event+0x392>
			__ASSERT_NO_MSG(false);
    1bde:	4a32      	ldr	r2, [pc, #200]	; (1ca8 <process_event+0x428>)
    1be0:	4934      	ldr	r1, [pc, #208]	; (1cb4 <process_event+0x434>)
    1be2:	4830      	ldr	r0, [pc, #192]	; (1ca4 <process_event+0x424>)
    1be4:	f240 136b 	movw	r3, #363	; 0x16b
    1be8:	f007 fbae 	bl	9348 <assert_print>
    1bec:	482e      	ldr	r0, [pc, #184]	; (1ca8 <process_event+0x428>)
    1bee:	f240 116b 	movw	r1, #363	; 0x16b
    1bf2:	f007 fba2 	bl	933a <assert_post_action>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1bf6:	8ba3      	ldrh	r3, [r4, #28]
    1bf8:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1bfc:	42aa      	cmp	r2, r5
    1bfe:	f43f af0b 	beq.w	1a18 <process_event+0x198>
    1c02:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1c04:	4615      	mov	r5, r2
		onoff_transition_fn transit = NULL;
    1c06:	4637      	mov	r7, r6
		res = 0;
    1c08:	46b0      	mov	r8, r6
    1c0a:	e002      	b.n	1c12 <process_event+0x392>
				   && !sys_slist_is_empty(&mgr->monitors);
    1c0c:	2600      	movs	r6, #0
		res = 0;
    1c0e:	46b0      	mov	r8, r6
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1c10:	2506      	movs	r5, #6
				   && !sys_slist_is_empty(&mgr->monitors);
    1c12:	68a2      	ldr	r2, [r4, #8]
    1c14:	2a00      	cmp	r2, #0
    1c16:	f43f ae57 	beq.w	18c8 <process_event+0x48>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1c1a:	f04f 0a01 	mov.w	sl, #1
    1c1e:	e658      	b.n	18d2 <process_event+0x52>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1c20:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1c22:	2900      	cmp	r1, #0
    1c24:	f43f ae74 	beq.w	1910 <process_event+0x90>
	return node->next;
    1c28:	f8d1 9000 	ldr.w	r9, [r1]
    1c2c:	2900      	cmp	r1, #0
    1c2e:	f43f ae6f 	beq.w	1910 <process_event+0x90>
		mon->callback(mgr, mon, state, res);
    1c32:	f8d1 a004 	ldr.w	sl, [r1, #4]
    1c36:	4643      	mov	r3, r8
    1c38:	462a      	mov	r2, r5
    1c3a:	4620      	mov	r0, r4
    1c3c:	47d0      	blx	sl
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    1c3e:	f1b9 0f00 	cmp.w	r9, #0
    1c42:	d004      	beq.n	1c4e <process_event+0x3ce>
    1c44:	f8d9 3000 	ldr.w	r3, [r9]
    1c48:	4649      	mov	r1, r9
    1c4a:	4699      	mov	r9, r3
    1c4c:	e7ee      	b.n	1c2c <process_event+0x3ac>
    1c4e:	464b      	mov	r3, r9
    1c50:	e7fa      	b.n	1c48 <process_event+0x3c8>
    1c52:	4631      	mov	r1, r6
		notify_one(mgr, cli, state, res);
    1c54:	4643      	mov	r3, r8
    1c56:	462a      	mov	r2, r5
    1c58:	4620      	mov	r0, r4
    1c5a:	6836      	ldr	r6, [r6, #0]
    1c5c:	f007 fac8 	bl	91f0 <notify_one>
    1c60:	e656      	b.n	1910 <process_event+0x90>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    1c62:	f01a 0f20 	tst.w	sl, #32
    1c66:	f43f ae83 	beq.w	1970 <process_event+0xf0>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    1c6a:	f02a 0320 	bic.w	r3, sl, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1c6e:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    1c70:	f00a 0507 	and.w	r5, sl, #7
			evt = process_recheck(mgr);
    1c74:	4620      	mov	r0, r4
    1c76:	f007 fa8f 	bl	9198 <process_recheck>
		if (evt == EVT_NOP) {
    1c7a:	2800      	cmp	r0, #0
    1c7c:	f43f ae78 	beq.w	1970 <process_event+0xf0>
		if (evt == EVT_COMPLETE) {
    1c80:	3801      	subs	r0, #1
    1c82:	2804      	cmp	r0, #4
    1c84:	d8ab      	bhi.n	1bde <process_event+0x35e>
    1c86:	a301      	add	r3, pc, #4	; (adr r3, 1c8c <process_event+0x40c>)
    1c88:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
    1c8c:	00001899 	.word	0x00001899
    1c90:	00001bdf 	.word	0x00001bdf
    1c94:	00001a4b 	.word	0x00001a4b
    1c98:	00001ac5 	.word	0x00001ac5
    1c9c:	00001b6d 	.word	0x00001b6d
    1ca0:	0000a37a 	.word	0x0000a37a
    1ca4:	0000a246 	.word	0x0000a246
    1ca8:	0000a2ed 	.word	0x0000a2ed
    1cac:	0000a31b 	.word	0x0000a31b
    1cb0:	0000a33e 	.word	0x0000a33e
    1cb4:	0000a378 	.word	0x0000a378

00001cb8 <transition_complete>:
{
    1cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cba:	4604      	mov	r4, r0
    1cbc:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    1cbe:	f100 0614 	add.w	r6, r0, #20
	__asm__ volatile(
    1cc2:	f04f 0320 	mov.w	r3, #32
    1cc6:	f3ef 8711 	mrs	r7, BASEPRI
    1cca:	f383 8812 	msr	BASEPRI_MAX, r3
    1cce:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1cd2:	4630      	mov	r0, r6
    1cd4:	f005 f90e 	bl	6ef4 <z_spin_lock_valid>
    1cd8:	b968      	cbnz	r0, 1cf6 <transition_complete+0x3e>
    1cda:	4a0c      	ldr	r2, [pc, #48]	; (1d0c <transition_complete+0x54>)
    1cdc:	490c      	ldr	r1, [pc, #48]	; (1d10 <transition_complete+0x58>)
    1cde:	480d      	ldr	r0, [pc, #52]	; (1d14 <transition_complete+0x5c>)
    1ce0:	238e      	movs	r3, #142	; 0x8e
    1ce2:	f007 fb31 	bl	9348 <assert_print>
    1ce6:	480c      	ldr	r0, [pc, #48]	; (1d18 <transition_complete+0x60>)
    1ce8:	4631      	mov	r1, r6
    1cea:	f007 fb2d 	bl	9348 <assert_print>
    1cee:	4807      	ldr	r0, [pc, #28]	; (1d0c <transition_complete+0x54>)
    1cf0:	218e      	movs	r1, #142	; 0x8e
    1cf2:	f007 fb22 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    1cf6:	4630      	mov	r0, r6
    1cf8:	f005 f91a 	bl	6f30 <z_spin_lock_set_owner>
	mgr->last_res = res;
    1cfc:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    1cfe:	463a      	mov	r2, r7
    1d00:	4620      	mov	r0, r4
    1d02:	2101      	movs	r1, #1
}
    1d04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    1d08:	f7ff bdba 	b.w	1880 <process_event>
    1d0c:	0000a390 	.word	0x0000a390
    1d10:	0000a3e9 	.word	0x0000a3e9
    1d14:	0000a246 	.word	0x0000a246
    1d18:	0000a3fe 	.word	0x0000a3fe

00001d1c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    1d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1d20:	4604      	mov	r4, r0
    1d22:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    1d24:	f007 fa54 	bl	91d0 <validate_args>

	if (rv < 0) {
    1d28:	1e05      	subs	r5, r0, #0
    1d2a:	db78      	blt.n	1e1e <onoff_request+0x102>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    1d2c:	f104 0914 	add.w	r9, r4, #20
    1d30:	f04f 0320 	mov.w	r3, #32
    1d34:	f3ef 8a11 	mrs	sl, BASEPRI
    1d38:	f383 8812 	msr	BASEPRI_MAX, r3
    1d3c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1d40:	4648      	mov	r0, r9
    1d42:	f005 f8d7 	bl	6ef4 <z_spin_lock_valid>
    1d46:	b968      	cbnz	r0, 1d64 <onoff_request+0x48>
    1d48:	4a39      	ldr	r2, [pc, #228]	; (1e30 <onoff_request+0x114>)
    1d4a:	493a      	ldr	r1, [pc, #232]	; (1e34 <onoff_request+0x118>)
    1d4c:	483a      	ldr	r0, [pc, #232]	; (1e38 <onoff_request+0x11c>)
    1d4e:	238e      	movs	r3, #142	; 0x8e
    1d50:	f007 fafa 	bl	9348 <assert_print>
    1d54:	4839      	ldr	r0, [pc, #228]	; (1e3c <onoff_request+0x120>)
    1d56:	4649      	mov	r1, r9
    1d58:	f007 faf6 	bl	9348 <assert_print>
    1d5c:	4834      	ldr	r0, [pc, #208]	; (1e30 <onoff_request+0x114>)
    1d5e:	218e      	movs	r1, #142	; 0x8e
    1d60:	f007 faeb 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    1d64:	4648      	mov	r0, r9
    1d66:	f005 f8e3 	bl	6f30 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    1d6a:	8be3      	ldrh	r3, [r4, #30]
    1d6c:	8ba6      	ldrh	r6, [r4, #28]
    1d6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
    1d72:	4293      	cmp	r3, r2
    1d74:	f006 0607 	and.w	r6, r6, #7
    1d78:	d054      	beq.n	1e24 <onoff_request+0x108>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    1d7a:	2e02      	cmp	r6, #2
    1d7c:	d124      	bne.n	1dc8 <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    1d7e:	3301      	adds	r3, #1
    1d80:	83e3      	strh	r3, [r4, #30]
	rv = state;
    1d82:	4635      	mov	r5, r6
		notify = true;
    1d84:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1d88:	4648      	mov	r0, r9
    1d8a:	f005 f8c1 	bl	6f10 <z_spin_unlock_valid>
    1d8e:	b968      	cbnz	r0, 1dac <onoff_request+0x90>
    1d90:	4a27      	ldr	r2, [pc, #156]	; (1e30 <onoff_request+0x114>)
    1d92:	492b      	ldr	r1, [pc, #172]	; (1e40 <onoff_request+0x124>)
    1d94:	4828      	ldr	r0, [pc, #160]	; (1e38 <onoff_request+0x11c>)
    1d96:	23b9      	movs	r3, #185	; 0xb9
    1d98:	f007 fad6 	bl	9348 <assert_print>
    1d9c:	4829      	ldr	r0, [pc, #164]	; (1e44 <onoff_request+0x128>)
    1d9e:	4649      	mov	r1, r9
    1da0:	f007 fad2 	bl	9348 <assert_print>
    1da4:	4822      	ldr	r0, [pc, #136]	; (1e30 <onoff_request+0x114>)
    1da6:	21b9      	movs	r1, #185	; 0xb9
    1da8:	f007 fac7 	bl	933a <assert_post_action>
	__asm__ volatile(
    1dac:	f38a 8811 	msr	BASEPRI, sl
    1db0:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    1db4:	f1b8 0f00 	cmp.w	r8, #0
    1db8:	d031      	beq.n	1e1e <onoff_request+0x102>
			notify_one(mgr, cli, state, 0);
    1dba:	2300      	movs	r3, #0
    1dbc:	4632      	mov	r2, r6
    1dbe:	4639      	mov	r1, r7
    1dc0:	4620      	mov	r0, r4
    1dc2:	f007 fa15 	bl	91f0 <notify_one>
    1dc6:	e02a      	b.n	1e1e <onoff_request+0x102>
	} else if ((state == ONOFF_STATE_OFF)
    1dc8:	2e06      	cmp	r6, #6
    1dca:	d80e      	bhi.n	1dea <onoff_request+0xce>
    1dcc:	e8df f006 	tbb	[pc, r6]
    1dd0:	0d0d1904 	.word	0x0d0d1904
    1dd4:	2d04      	.short	0x2d04
    1dd6:	04          	.byte	0x04
    1dd7:	00          	.byte	0x00
	parent->next = child;
    1dd8:	2300      	movs	r3, #0
    1dda:	603b      	str	r3, [r7, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    1ddc:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    1dde:	b9ab      	cbnz	r3, 1e0c <onoff_request+0xf0>
	list->head = node;
    1de0:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    1de4:	b1ae      	cbz	r6, 1e12 <onoff_request+0xf6>
	rv = state;
    1de6:	4635      	mov	r5, r6
    1de8:	e00d      	b.n	1e06 <onoff_request+0xea>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1dea:	4917      	ldr	r1, [pc, #92]	; (1e48 <onoff_request+0x12c>)
    1dec:	4812      	ldr	r0, [pc, #72]	; (1e38 <onoff_request+0x11c>)
    1dee:	4a17      	ldr	r2, [pc, #92]	; (1e4c <onoff_request+0x130>)
    1df0:	f240 13c9 	movw	r3, #457	; 0x1c9
    1df4:	f007 faa8 	bl	9348 <assert_print>
    1df8:	4814      	ldr	r0, [pc, #80]	; (1e4c <onoff_request+0x130>)
    1dfa:	f240 11c9 	movw	r1, #457	; 0x1c9
    1dfe:	f007 fa9c 	bl	933a <assert_post_action>
		rv = -EIO;
    1e02:	f06f 0504 	mvn.w	r5, #4
	if (state == ONOFF_STATE_ON) {
    1e06:	f04f 0800 	mov.w	r8, #0
    1e0a:	e7bd      	b.n	1d88 <onoff_request+0x6c>
	parent->next = child;
    1e0c:	601f      	str	r7, [r3, #0]
	list->tail = node;
    1e0e:	6067      	str	r7, [r4, #4]
}
    1e10:	e7e8      	b.n	1de4 <onoff_request+0xc8>
		process_event(mgr, EVT_RECHECK, key);
    1e12:	4652      	mov	r2, sl
    1e14:	2102      	movs	r1, #2
    1e16:	4620      	mov	r0, r4
    1e18:	f7ff fd32 	bl	1880 <process_event>
    1e1c:	4635      	mov	r5, r6
		}
	}

	return rv;
}
    1e1e:	4628      	mov	r0, r5
    1e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		rv = -EAGAIN;
    1e24:	f06f 050a 	mvn.w	r5, #10
    1e28:	e7ed      	b.n	1e06 <onoff_request+0xea>
	if (state == ONOFF_STATE_ON) {
    1e2a:	f06f 0585 	mvn.w	r5, #133	; 0x85
    1e2e:	e7ea      	b.n	1e06 <onoff_request+0xea>
    1e30:	0000a390 	.word	0x0000a390
    1e34:	0000a3e9 	.word	0x0000a3e9
    1e38:	0000a246 	.word	0x0000a246
    1e3c:	0000a3fe 	.word	0x0000a3fe
    1e40:	0000a3bd 	.word	0x0000a3bd
    1e44:	0000a3d4 	.word	0x0000a3d4
    1e48:	0000a37a 	.word	0x0000a37a
    1e4c:	0000a2ed 	.word	0x0000a2ed

00001e50 <sys_heap_init>:

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    1e50:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
    1e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1e58:	4604      	mov	r4, r0
    1e5a:	460e      	mov	r6, r1
    1e5c:	4617      	mov	r7, r2
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    1e5e:	d36c      	bcc.n	1f3a <sys_heap_init+0xea>
    1e60:	493d      	ldr	r1, [pc, #244]	; (1f58 <sys_heap_init+0x108>)
    1e62:	4a3e      	ldr	r2, [pc, #248]	; (1f5c <sys_heap_init+0x10c>)
    1e64:	483e      	ldr	r0, [pc, #248]	; (1f60 <sys_heap_init+0x110>)
    1e66:	f240 13e3 	movw	r3, #483	; 0x1e3
    1e6a:	f007 fa6d 	bl	9348 <assert_print>
    1e6e:	483d      	ldr	r0, [pc, #244]	; (1f64 <sys_heap_init+0x114>)
    1e70:	f007 fa6a 	bl	9348 <assert_print>
    1e74:	f240 11e3 	movw	r1, #483	; 0x1e3
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    1e78:	4838      	ldr	r0, [pc, #224]	; (1f5c <sys_heap_init+0x10c>)
    1e7a:	f007 fa5e 	bl	933a <assert_post_action>
	bytes -= heap_footer_bytes(bytes);
    1e7e:	3f04      	subs	r7, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    1e80:	1df5      	adds	r5, r6, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    1e82:	443e      	add	r6, r7
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    1e84:	f025 0507 	bic.w	r5, r5, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    1e88:	f026 0607 	bic.w	r6, r6, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    1e8c:	1b76      	subs	r6, r6, r5

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    1e8e:	2e17      	cmp	r6, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    1e90:	ea4f 07d6 	mov.w	r7, r6, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    1e94:	d80e      	bhi.n	1eb4 <sys_heap_init+0x64>
    1e96:	4934      	ldr	r1, [pc, #208]	; (1f68 <sys_heap_init+0x118>)
    1e98:	4a30      	ldr	r2, [pc, #192]	; (1f5c <sys_heap_init+0x10c>)
    1e9a:	4831      	ldr	r0, [pc, #196]	; (1f60 <sys_heap_init+0x110>)
    1e9c:	f240 13f3 	movw	r3, #499	; 0x1f3
    1ea0:	f007 fa52 	bl	9348 <assert_print>
    1ea4:	4831      	ldr	r0, [pc, #196]	; (1f6c <sys_heap_init+0x11c>)
    1ea6:	f007 fa4f 	bl	9348 <assert_print>
    1eaa:	482c      	ldr	r0, [pc, #176]	; (1f5c <sys_heap_init+0x10c>)
    1eac:	f240 11f3 	movw	r1, #499	; 0x1f3
    1eb0:	f007 fa43 	bl	933a <assert_post_action>

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    1eb4:	6025      	str	r5, [r4, #0]
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    1eb6:	fab7 f487 	clz	r4, r7
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    1eba:	f1c4 0820 	rsb	r8, r4, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    1ebe:	f1c4 0424 	rsb	r4, r4, #36	; 0x24
    1ec2:	00a4      	lsls	r4, r4, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    1ec4:	3407      	adds	r4, #7
	h->avail_buckets = 0;
    1ec6:	2300      	movs	r3, #0
    1ec8:	08e4      	lsrs	r4, r4, #3
    1eca:	60eb      	str	r3, [r5, #12]
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    1ecc:	1c63      	adds	r3, r4, #1
    1ece:	42bb      	cmp	r3, r7
	h->end_chunk = heap_sz;
    1ed0:	60af      	str	r7, [r5, #8]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    1ed2:	d90e      	bls.n	1ef2 <sys_heap_init+0xa2>
    1ed4:	4926      	ldr	r1, [pc, #152]	; (1f70 <sys_heap_init+0x120>)
    1ed6:	4a21      	ldr	r2, [pc, #132]	; (1f5c <sys_heap_init+0x10c>)
    1ed8:	4821      	ldr	r0, [pc, #132]	; (1f60 <sys_heap_init+0x110>)
    1eda:	f44f 7301 	mov.w	r3, #516	; 0x204
    1ede:	f007 fa33 	bl	9348 <assert_print>
    1ee2:	4822      	ldr	r0, [pc, #136]	; (1f6c <sys_heap_init+0x11c>)
    1ee4:	f007 fa30 	bl	9348 <assert_print>
    1ee8:	481c      	ldr	r0, [pc, #112]	; (1f5c <sys_heap_init+0x10c>)
    1eea:	f44f 7101 	mov.w	r1, #516	; 0x204
    1eee:	f007 fa24 	bl	933a <assert_post_action>

	for (int i = 0; i < nb_buckets; i++) {
    1ef2:	f105 030c 	add.w	r3, r5, #12
    1ef6:	eb03 0888 	add.w	r8, r3, r8, lsl #2
		h->buckets[i].next = 0;
    1efa:	2200      	movs	r2, #0
    1efc:	f843 2f04 	str.w	r2, [r3, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    1f00:	4543      	cmp	r3, r8
    1f02:	d1fb      	bne.n	1efc <sys_heap_init+0xac>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    1f04:	0063      	lsls	r3, r4, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1f06:	f043 0301 	orr.w	r3, r3, #1
    1f0a:	806b      	strh	r3, [r5, #2]
		((uint16_t *)cmem)[f] = val;
    1f0c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    1f10:	1b3b      	subs	r3, r7, r4
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    1f12:	0058      	lsls	r0, r3, #1
		((uint16_t *)cmem)[f] = val;
    1f14:	802a      	strh	r2, [r5, #0]
    1f16:	8048      	strh	r0, [r1, #2]
    1f18:	19a9      	adds	r1, r5, r6
    1f1a:	f825 4034 	strh.w	r4, [r5, r4, lsl #3]
    1f1e:	804a      	strh	r2, [r1, #2]
    1f20:	53ab      	strh	r3, [r5, r6]
	void *cmem = &buf[c];
    1f22:	eb05 03c7 	add.w	r3, r5, r7, lsl #3
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    1f26:	4621      	mov	r1, r4
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1f28:	885a      	ldrh	r2, [r3, #2]
    1f2a:	f042 0201 	orr.w	r2, r2, #1
    1f2e:	4628      	mov	r0, r5
    1f30:	805a      	strh	r2, [r3, #2]
}
    1f32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free_list_add(h, chunk0_size);
    1f36:	f007 b993 	b.w	9260 <free_list_add>
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    1f3a:	2a04      	cmp	r2, #4
    1f3c:	d89f      	bhi.n	1e7e <sys_heap_init+0x2e>
    1f3e:	490d      	ldr	r1, [pc, #52]	; (1f74 <sys_heap_init+0x124>)
    1f40:	4a06      	ldr	r2, [pc, #24]	; (1f5c <sys_heap_init+0x10c>)
    1f42:	4807      	ldr	r0, [pc, #28]	; (1f60 <sys_heap_init+0x110>)
    1f44:	f44f 73f5 	mov.w	r3, #490	; 0x1ea
    1f48:	f007 f9fe 	bl	9348 <assert_print>
    1f4c:	4807      	ldr	r0, [pc, #28]	; (1f6c <sys_heap_init+0x11c>)
    1f4e:	f007 f9fb 	bl	9348 <assert_print>
    1f52:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    1f56:	e78f      	b.n	1e78 <sys_heap_init+0x28>
    1f58:	0000a4e2 	.word	0x0000a4e2
    1f5c:	0000a416 	.word	0x0000a416
    1f60:	0000a246 	.word	0x0000a246
    1f64:	0000a4f8 	.word	0x0000a4f8
    1f68:	0000a549 	.word	0x0000a549
    1f6c:	0000a530 	.word	0x0000a530
    1f70:	0000a572 	.word	0x0000a572
    1f74:	0000a50f 	.word	0x0000a50f

00001f78 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    1f78:	b5f0      	push	{r4, r5, r6, r7, lr}
	const char *sp = *str;
	size_t val = 0;

	while (isdigit((int)(unsigned char)*sp)) {
    1f7a:	4e09      	ldr	r6, [pc, #36]	; (1fa0 <extract_decimal+0x28>)
    1f7c:	6801      	ldr	r1, [r0, #0]
{
    1f7e:	4602      	mov	r2, r0
		val = 10U * val + *sp++ - '0';
    1f80:	270a      	movs	r7, #10
	size_t val = 0;
    1f82:	2000      	movs	r0, #0
    1f84:	460b      	mov	r3, r1
	while (isdigit((int)(unsigned char)*sp)) {
    1f86:	3101      	adds	r1, #1
    1f88:	781c      	ldrb	r4, [r3, #0]
    1f8a:	5d35      	ldrb	r5, [r6, r4]
    1f8c:	076d      	lsls	r5, r5, #29
    1f8e:	d401      	bmi.n	1f94 <extract_decimal+0x1c>
	}
	*str = sp;
    1f90:	6013      	str	r3, [r2, #0]
	return val;
}
    1f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
		val = 10U * val + *sp++ - '0';
    1f94:	fb07 4300 	mla	r3, r7, r0, r4
    1f98:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    1f9c:	e7f2      	b.n	1f84 <extract_decimal+0xc>
    1f9e:	bf00      	nop
    1fa0:	0000ba49 	.word	0x0000ba49

00001fa4 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    1fa4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1fa8:	4615      	mov	r5, r2
    1faa:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    1fac:	78d3      	ldrb	r3, [r2, #3]
    1fae:	4a22      	ldr	r2, [pc, #136]	; (2038 <encode_uint+0x94>)
    1fb0:	f812 b003 	ldrb.w	fp, [r2, r3]
	switch (specifier) {
    1fb4:	2b6f      	cmp	r3, #111	; 0x6f
{
    1fb6:	4680      	mov	r8, r0
    1fb8:	460f      	mov	r7, r1
    1fba:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    1fbe:	d029      	beq.n	2014 <encode_uint+0x70>
    1fc0:	d824      	bhi.n	200c <encode_uint+0x68>
		return 10;
    1fc2:	2b58      	cmp	r3, #88	; 0x58
    1fc4:	bf0c      	ite	eq
    1fc6:	2610      	moveq	r6, #16
    1fc8:	260a      	movne	r6, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    1fca:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28

	do {
		unsigned int lsv = (unsigned int)(value % radix);
    1fce:	4632      	mov	r2, r6
    1fd0:	2300      	movs	r3, #0
    1fd2:	4640      	mov	r0, r8
    1fd4:	4639      	mov	r1, r7
    1fd6:	f7fe fcb1 	bl	93c <__aeabi_uldivmod>

		*--bp = (lsv <= 9) ? ('0' + lsv)
    1fda:	2a09      	cmp	r2, #9
    1fdc:	b2d4      	uxtb	r4, r2
    1fde:	d81e      	bhi.n	201e <encode_uint+0x7a>
    1fe0:	3430      	adds	r4, #48	; 0x30
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
	} while ((value != 0) && (bps < bp));
    1fe2:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    1fe4:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    1fe6:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    1fea:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    1fee:	d301      	bcc.n	1ff4 <encode_uint+0x50>
    1ff0:	45d1      	cmp	r9, sl
    1ff2:	d811      	bhi.n	2018 <encode_uint+0x74>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    1ff4:	782b      	ldrb	r3, [r5, #0]
    1ff6:	069b      	lsls	r3, r3, #26
    1ff8:	d505      	bpl.n	2006 <encode_uint+0x62>
		if (radix == 8) {
    1ffa:	2e08      	cmp	r6, #8
    1ffc:	d115      	bne.n	202a <encode_uint+0x86>
			conv->altform_0 = true;
    1ffe:	78ab      	ldrb	r3, [r5, #2]
    2000:	f043 0308 	orr.w	r3, r3, #8
		} else if (radix == 16) {
			conv->altform_0c = true;
    2004:	70ab      	strb	r3, [r5, #2]
			;
		}
	}

	return bp;
}
    2006:	4648      	mov	r0, r9
    2008:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    200c:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    2010:	2b70      	cmp	r3, #112	; 0x70
    2012:	e7d7      	b.n	1fc4 <encode_uint+0x20>
	switch (specifier) {
    2014:	2608      	movs	r6, #8
    2016:	e7d8      	b.n	1fca <encode_uint+0x26>
		value /= radix;
    2018:	4680      	mov	r8, r0
    201a:	460f      	mov	r7, r1
    201c:	e7d7      	b.n	1fce <encode_uint+0x2a>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    201e:	f1bb 0f01 	cmp.w	fp, #1
    2022:	bf0c      	ite	eq
    2024:	3437      	addeq	r4, #55	; 0x37
    2026:	3457      	addne	r4, #87	; 0x57
    2028:	e7db      	b.n	1fe2 <encode_uint+0x3e>
		} else if (radix == 16) {
    202a:	2e10      	cmp	r6, #16
    202c:	d1eb      	bne.n	2006 <encode_uint+0x62>
			conv->altform_0c = true;
    202e:	78ab      	ldrb	r3, [r5, #2]
    2030:	f043 0310 	orr.w	r3, r3, #16
    2034:	e7e6      	b.n	2004 <encode_uint+0x60>
    2036:	bf00      	nop
    2038:	0000ba49 	.word	0x0000ba49

0000203c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    203c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2040:	b09f      	sub	sp, #124	; 0x7c
    2042:	4682      	mov	sl, r0
    2044:	9103      	str	r1, [sp, #12]
    2046:	4616      	mov	r6, r2
    2048:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    204a:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    204c:	7830      	ldrb	r0, [r6, #0]
    204e:	b910      	cbnz	r0, 2056 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    2050:	4628      	mov	r0, r5
    2052:	f000 bd87 	b.w	2b64 <cbvprintf+0xb28>
			OUTC(*fp++);
    2056:	1c73      	adds	r3, r6, #1
		if (*fp != '%') {
    2058:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    205a:	9306      	str	r3, [sp, #24]
		if (*fp != '%') {
    205c:	d006      	beq.n	206c <cbvprintf+0x30>
			OUTC(*fp++);
    205e:	9903      	ldr	r1, [sp, #12]
			OUTC('%');
    2060:	47d0      	blx	sl
    2062:	2800      	cmp	r0, #0
    2064:	f2c0 857e 	blt.w	2b64 <cbvprintf+0xb28>
    2068:	3501      	adds	r5, #1
		if (bps == NULL) {
    206a:	e228      	b.n	24be <cbvprintf+0x482>
		} state = {
    206c:	2218      	movs	r2, #24
    206e:	2100      	movs	r1, #0
    2070:	a810      	add	r0, sp, #64	; 0x40
    2072:	f007 fd72 	bl	9b5a <memset>
	if (*sp == '%') {
    2076:	7873      	ldrb	r3, [r6, #1]
    2078:	2b25      	cmp	r3, #37	; 0x25
    207a:	f000 80bc 	beq.w	21f6 <cbvprintf+0x1ba>
    207e:	2300      	movs	r3, #0
    2080:	1c71      	adds	r1, r6, #1
    2082:	4698      	mov	r8, r3
    2084:	469e      	mov	lr, r3
    2086:	469c      	mov	ip, r3
    2088:	4618      	mov	r0, r3
    208a:	460f      	mov	r7, r1
		switch (*sp) {
    208c:	f811 2b01 	ldrb.w	r2, [r1], #1
    2090:	2a2b      	cmp	r2, #43	; 0x2b
    2092:	f000 80df 	beq.w	2254 <cbvprintf+0x218>
    2096:	f200 80d6 	bhi.w	2246 <cbvprintf+0x20a>
    209a:	2a20      	cmp	r2, #32
    209c:	f000 80dd 	beq.w	225a <cbvprintf+0x21e>
    20a0:	2a23      	cmp	r2, #35	; 0x23
    20a2:	f000 80dd 	beq.w	2260 <cbvprintf+0x224>
    20a6:	b12b      	cbz	r3, 20b4 <cbvprintf+0x78>
    20a8:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    20ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    20b0:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    20b4:	f1b8 0f00 	cmp.w	r8, #0
    20b8:	d005      	beq.n	20c6 <cbvprintf+0x8a>
    20ba:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    20be:	f043 0320 	orr.w	r3, r3, #32
    20c2:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    20c6:	f1be 0f00 	cmp.w	lr, #0
    20ca:	d005      	beq.n	20d8 <cbvprintf+0x9c>
    20cc:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    20d0:	f043 0310 	orr.w	r3, r3, #16
    20d4:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    20d8:	f1bc 0f00 	cmp.w	ip, #0
    20dc:	d005      	beq.n	20ea <cbvprintf+0xae>
    20de:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    20e2:	f043 0308 	orr.w	r3, r3, #8
    20e6:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    20ea:	b128      	cbz	r0, 20f8 <cbvprintf+0xbc>
    20ec:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    20f0:	f043 0304 	orr.w	r3, r3, #4
    20f4:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (conv->flag_zero && conv->flag_dash) {
    20f8:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    20fc:	f003 0144 	and.w	r1, r3, #68	; 0x44
    2100:	2944      	cmp	r1, #68	; 0x44
    2102:	d103      	bne.n	210c <cbvprintf+0xd0>
		conv->flag_zero = false;
    2104:	f36f 1386 	bfc	r3, #6, #1
    2108:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	conv->width_present = true;
    210c:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    2110:	970e      	str	r7, [sp, #56]	; 0x38
    2112:	f043 0380 	orr.w	r3, r3, #128	; 0x80
	if (*sp == '*') {
    2116:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    2118:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    211c:	f040 80a5 	bne.w	226a <cbvprintf+0x22e>
		conv->width_star = true;
    2120:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    2124:	f043 0301 	orr.w	r3, r3, #1
    2128:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		return ++sp;
    212c:	1c7b      	adds	r3, r7, #1
	conv->prec_present = (*sp == '.');
    212e:	781a      	ldrb	r2, [r3, #0]
    2130:	2a2e      	cmp	r2, #46	; 0x2e
    2132:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    2136:	bf0c      	ite	eq
    2138:	2101      	moveq	r1, #1
    213a:	2100      	movne	r1, #0
    213c:	f361 0241 	bfi	r2, r1, #1, #1
    2140:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	if (!conv->prec_present) {
    2144:	d10c      	bne.n	2160 <cbvprintf+0x124>
	++sp;
    2146:	1c5a      	adds	r2, r3, #1
    2148:	920e      	str	r2, [sp, #56]	; 0x38
	if (*sp == '*') {
    214a:	785a      	ldrb	r2, [r3, #1]
    214c:	2a2a      	cmp	r2, #42	; 0x2a
    214e:	f040 809c 	bne.w	228a <cbvprintf+0x24e>
		conv->prec_star = true;
    2152:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    2156:	f042 0204 	orr.w	r2, r2, #4
    215a:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
		return ++sp;
    215e:	3302      	adds	r3, #2
	switch (*sp) {
    2160:	781a      	ldrb	r2, [r3, #0]
    2162:	2a6c      	cmp	r2, #108	; 0x6c
    2164:	f000 80bd 	beq.w	22e2 <cbvprintf+0x2a6>
    2168:	f200 809f 	bhi.w	22aa <cbvprintf+0x26e>
    216c:	2a68      	cmp	r2, #104	; 0x68
    216e:	f000 80a5 	beq.w	22bc <cbvprintf+0x280>
    2172:	2a6a      	cmp	r2, #106	; 0x6a
    2174:	f000 80be 	beq.w	22f4 <cbvprintf+0x2b8>
    2178:	2a4c      	cmp	r2, #76	; 0x4c
    217a:	f000 80c3 	beq.w	2304 <cbvprintf+0x2c8>
	conv->specifier = *sp++;
    217e:	f813 2b01 	ldrb.w	r2, [r3], #1
    2182:	9306      	str	r3, [sp, #24]
	switch (conv->specifier) {
    2184:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
    2186:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
	switch (conv->specifier) {
    218a:	f200 8105 	bhi.w	2398 <cbvprintf+0x35c>
    218e:	2a6d      	cmp	r2, #109	; 0x6d
    2190:	f200 80c5 	bhi.w	231e <cbvprintf+0x2e2>
    2194:	2a69      	cmp	r2, #105	; 0x69
    2196:	f200 80ff 	bhi.w	2398 <cbvprintf+0x35c>
    219a:	2a57      	cmp	r2, #87	; 0x57
    219c:	f200 80de 	bhi.w	235c <cbvprintf+0x320>
    21a0:	2a41      	cmp	r2, #65	; 0x41
    21a2:	d004      	beq.n	21ae <cbvprintf+0x172>
    21a4:	f1a2 0345 	sub.w	r3, r2, #69	; 0x45
    21a8:	2b02      	cmp	r3, #2
    21aa:	f200 80f5 	bhi.w	2398 <cbvprintf+0x35c>
		conv->specifier_cat = SPECIFIER_FP;
    21ae:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
			|| (conv->specifier == 'A');
    21b2:	f002 02df 	and.w	r2, r2, #223	; 0xdf
		conv->specifier_cat = SPECIFIER_FP;
    21b6:	2104      	movs	r1, #4
			|| (conv->specifier == 'A');
    21b8:	f1a2 0841 	sub.w	r8, r2, #65	; 0x41
		conv->specifier_cat = SPECIFIER_FP;
    21bc:	f361 0302 	bfi	r3, r1, #0, #3
			|| (conv->specifier == 'A');
    21c0:	f1d8 0200 	rsbs	r2, r8, #0
		conv->specifier_a = (conv->specifier == 'a')
    21c4:	f89d 1049 	ldrb.w	r1, [sp, #73]	; 0x49
		conv->specifier_cat = SPECIFIER_FP;
    21c8:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
			|| (conv->specifier == 'A');
    21cc:	eb42 0208 	adc.w	r2, r2, r8
		conv->specifier_a = (conv->specifier == 'a')
    21d0:	f362 11c7 	bfi	r1, r2, #7, #1
		if (conv->specifier_a
    21d4:	060a      	lsls	r2, r1, #24
		conv->specifier_a = (conv->specifier == 'a')
    21d6:	f88d 1049 	strb.w	r1, [sp, #73]	; 0x49
		if (conv->specifier_a
    21da:	b2cb      	uxtb	r3, r1
    21dc:	f100 811b 	bmi.w	2416 <cbvprintf+0x3da>
		if (conv->length_mod == LENGTH_L) {
    21e0:	f003 0278 	and.w	r2, r3, #120	; 0x78
    21e4:	2a18      	cmp	r2, #24
    21e6:	f040 8105 	bne.w	23f4 <cbvprintf+0x3b8>
			conv->length_mod = LENGTH_NONE;
    21ea:	f36f 03c6 	bfc	r3, #3, #4
    21ee:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
	bool unsupported = false;
    21f2:	2300      	movs	r3, #0
    21f4:	e0f4      	b.n	23e0 <cbvprintf+0x3a4>
		conv->specifier = *sp++;
    21f6:	1cb2      	adds	r2, r6, #2
    21f8:	9206      	str	r2, [sp, #24]
    21fa:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		if (conv->width_star) {
    21fe:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    2202:	07df      	lsls	r7, r3, #31
    2204:	f140 8109 	bpl.w	241a <cbvprintf+0x3de>
			width = va_arg(ap, int);
    2208:	f854 2b04 	ldr.w	r2, [r4], #4
    220c:	9204      	str	r2, [sp, #16]
			if (width < 0) {
    220e:	2a00      	cmp	r2, #0
    2210:	da08      	bge.n	2224 <cbvprintf+0x1e8>
				conv->flag_dash = true;
    2212:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
    2216:	f042 0204 	orr.w	r2, r2, #4
    221a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
				width = -width;
    221e:	9a04      	ldr	r2, [sp, #16]
    2220:	4252      	negs	r2, r2
		int width = -1;
    2222:	9204      	str	r2, [sp, #16]
		if (conv->prec_star) {
    2224:	0758      	lsls	r0, r3, #29
    2226:	f140 8100 	bpl.w	242a <cbvprintf+0x3ee>
			int arg = va_arg(ap, int);
    222a:	f854 7b04 	ldr.w	r7, [r4], #4
			if (arg < 0) {
    222e:	2f00      	cmp	r7, #0
    2230:	f280 80ff 	bge.w	2432 <cbvprintf+0x3f6>
				conv->prec_present = false;
    2234:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    2238:	f36f 0341 	bfc	r3, #1, #1
    223c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		int precision = -1;
    2240:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    2244:	e0f5      	b.n	2432 <cbvprintf+0x3f6>
		switch (*sp) {
    2246:	2a2d      	cmp	r2, #45	; 0x2d
    2248:	d00d      	beq.n	2266 <cbvprintf+0x22a>
    224a:	2a30      	cmp	r2, #48	; 0x30
    224c:	f47f af2b 	bne.w	20a6 <cbvprintf+0x6a>
    2250:	2301      	movs	r3, #1
	} while (loop);
    2252:	e71a      	b.n	208a <cbvprintf+0x4e>
		switch (*sp) {
    2254:	f04f 0c01 	mov.w	ip, #1
    2258:	e717      	b.n	208a <cbvprintf+0x4e>
    225a:	f04f 0e01 	mov.w	lr, #1
    225e:	e714      	b.n	208a <cbvprintf+0x4e>
    2260:	f04f 0801 	mov.w	r8, #1
    2264:	e711      	b.n	208a <cbvprintf+0x4e>
    2266:	2001      	movs	r0, #1
    2268:	e70f      	b.n	208a <cbvprintf+0x4e>
	size_t width = extract_decimal(&sp);
    226a:	a80e      	add	r0, sp, #56	; 0x38
    226c:	f7ff fe84 	bl	1f78 <extract_decimal>
	if (sp != wp) {
    2270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2272:	42bb      	cmp	r3, r7
    2274:	f43f af5b 	beq.w	212e <cbvprintf+0xf2>
		conv->unsupported |= ((conv->width_value < 0)
    2278:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
		conv->width_value = width;
    227c:	9013      	str	r0, [sp, #76]	; 0x4c
				      || (width != (size_t)conv->width_value));
    227e:	0fc0      	lsrs	r0, r0, #31
		conv->unsupported |= ((conv->width_value < 0)
    2280:	f360 0241 	bfi	r2, r0, #1, #1
    2284:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
    2288:	e751      	b.n	212e <cbvprintf+0xf2>
	size_t prec = extract_decimal(&sp);
    228a:	a80e      	add	r0, sp, #56	; 0x38
    228c:	f7ff fe74 	bl	1f78 <extract_decimal>
	conv->unsupported |= ((conv->prec_value < 0)
    2290:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
	conv->prec_value = prec;
    2294:	9014      	str	r0, [sp, #80]	; 0x50
	conv->unsupported |= ((conv->prec_value < 0)
    2296:	f3c3 0240 	ubfx	r2, r3, #1, #1
    229a:	ea42 72d0 	orr.w	r2, r2, r0, lsr #31
    229e:	f362 0341 	bfi	r3, r2, #1, #1
    22a2:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	return sp;
    22a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    22a8:	e75a      	b.n	2160 <cbvprintf+0x124>
	switch (*sp) {
    22aa:	2a74      	cmp	r2, #116	; 0x74
    22ac:	d026      	beq.n	22fc <cbvprintf+0x2c0>
    22ae:	2a7a      	cmp	r2, #122	; 0x7a
    22b0:	f47f af65 	bne.w	217e <cbvprintf+0x142>
		conv->length_mod = LENGTH_Z;
    22b4:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    22b8:	2106      	movs	r1, #6
    22ba:	e00c      	b.n	22d6 <cbvprintf+0x29a>
		if (*++sp == 'h') {
    22bc:	785a      	ldrb	r2, [r3, #1]
    22be:	2a68      	cmp	r2, #104	; 0x68
    22c0:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    22c4:	d106      	bne.n	22d4 <cbvprintf+0x298>
			conv->length_mod = LENGTH_HH;
    22c6:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    22c8:	f361 02c6 	bfi	r2, r1, #3, #4
    22cc:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
			++sp;
    22d0:	3302      	adds	r3, #2
    22d2:	e754      	b.n	217e <cbvprintf+0x142>
			conv->length_mod = LENGTH_H;
    22d4:	2102      	movs	r1, #2
    22d6:	f361 02c6 	bfi	r2, r1, #3, #4
    22da:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
		if (*++sp == 'h') {
    22de:	3301      	adds	r3, #1
    22e0:	e74d      	b.n	217e <cbvprintf+0x142>
		if (*++sp == 'l') {
    22e2:	785a      	ldrb	r2, [r3, #1]
    22e4:	2a6c      	cmp	r2, #108	; 0x6c
    22e6:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    22ea:	d101      	bne.n	22f0 <cbvprintf+0x2b4>
			conv->length_mod = LENGTH_LL;
    22ec:	2104      	movs	r1, #4
    22ee:	e7eb      	b.n	22c8 <cbvprintf+0x28c>
			conv->length_mod = LENGTH_L;
    22f0:	2103      	movs	r1, #3
    22f2:	e7f0      	b.n	22d6 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_J;
    22f4:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    22f8:	2105      	movs	r1, #5
    22fa:	e7ec      	b.n	22d6 <cbvprintf+0x29a>
		conv->length_mod = LENGTH_T;
    22fc:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    2300:	2107      	movs	r1, #7
    2302:	e7e8      	b.n	22d6 <cbvprintf+0x29a>
		conv->unsupported = true;
    2304:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
    2308:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    230c:	f022 0202 	bic.w	r2, r2, #2
    2310:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2314:	f042 0202 	orr.w	r2, r2, #2
    2318:	f8ad 2048 	strh.w	r2, [sp, #72]	; 0x48
		break;
    231c:	e7df      	b.n	22de <cbvprintf+0x2a2>
	switch (conv->specifier) {
    231e:	3a6e      	subs	r2, #110	; 0x6e
    2320:	b2d3      	uxtb	r3, r2
    2322:	2201      	movs	r2, #1
    2324:	409a      	lsls	r2, r3
    2326:	f240 4382 	movw	r3, #1154	; 0x482
    232a:	421a      	tst	r2, r3
    232c:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    2330:	d139      	bne.n	23a6 <cbvprintf+0x36a>
    2332:	f012 0f24 	tst.w	r2, #36	; 0x24
    2336:	d161      	bne.n	23fc <cbvprintf+0x3c0>
    2338:	07d1      	lsls	r1, r2, #31
    233a:	d52d      	bpl.n	2398 <cbvprintf+0x35c>
		conv->specifier_cat = SPECIFIER_PTR;
    233c:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    2340:	f003 0378 	and.w	r3, r3, #120	; 0x78
    2344:	f1a3 0c40 	sub.w	ip, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    2348:	2103      	movs	r1, #3
    234a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    234e:	f1dc 0300 	rsbs	r3, ip, #0
		conv->specifier_cat = SPECIFIER_PTR;
    2352:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    2356:	eb43 030c 	adc.w	r3, r3, ip
    235a:	e041      	b.n	23e0 <cbvprintf+0x3a4>
	switch (conv->specifier) {
    235c:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    2360:	b2c9      	uxtb	r1, r1
    2362:	2001      	movs	r0, #1
    2364:	fa00 f101 	lsl.w	r1, r0, r1
    2368:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    236c:	f47f af1f 	bne.w	21ae <cbvprintf+0x172>
    2370:	f640 0301 	movw	r3, #2049	; 0x801
    2374:	4219      	tst	r1, r3
    2376:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    237a:	d11a      	bne.n	23b2 <cbvprintf+0x376>
    237c:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    2380:	d00a      	beq.n	2398 <cbvprintf+0x35c>
		conv->specifier_cat = SPECIFIER_SINT;
    2382:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
    2386:	f360 0202 	bfi	r2, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    238a:	f003 0378 	and.w	r3, r3, #120	; 0x78
    238e:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    2390:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    2394:	f47f af2d 	bne.w	21f2 <cbvprintf+0x1b6>
		conv->invalid = true;
    2398:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    239c:	f043 0301 	orr.w	r3, r3, #1
    23a0:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
		break;
    23a4:	e725      	b.n	21f2 <cbvprintf+0x1b6>
		conv->specifier_cat = SPECIFIER_UINT;
    23a6:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
    23aa:	2102      	movs	r1, #2
    23ac:	f361 0202 	bfi	r2, r1, #0, #3
    23b0:	e7eb      	b.n	238a <cbvprintf+0x34e>
    23b2:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
    23b6:	2002      	movs	r0, #2
		if (conv->length_mod == LENGTH_UPPER_L) {
    23b8:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    23bc:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    23c0:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    23c2:	f88d 104a 	strb.w	r1, [sp, #74]	; 0x4a
			conv->invalid = true;
    23c6:	bf02      	ittt	eq
    23c8:	f89d 1048 	ldrbeq.w	r1, [sp, #72]	; 0x48
    23cc:	f041 0101 	orreq.w	r1, r1, #1
    23d0:	f88d 1048 	strbeq.w	r1, [sp, #72]	; 0x48
		if (conv->specifier == 'c') {
    23d4:	2a63      	cmp	r2, #99	; 0x63
    23d6:	f47f af0c 	bne.w	21f2 <cbvprintf+0x1b6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    23da:	3b00      	subs	r3, #0
    23dc:	bf18      	it	ne
    23de:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    23e0:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
    23e4:	f3c2 0140 	ubfx	r1, r2, #1, #1
    23e8:	430b      	orrs	r3, r1
    23ea:	f363 0241 	bfi	r2, r3, #1, #1
    23ee:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
	return sp;
    23f2:	e704      	b.n	21fe <cbvprintf+0x1c2>
		} else if ((conv->length_mod != LENGTH_NONE)
    23f4:	f013 0f38 	tst.w	r3, #56	; 0x38
    23f8:	d1ce      	bne.n	2398 <cbvprintf+0x35c>
    23fa:	e6fa      	b.n	21f2 <cbvprintf+0x1b6>
		conv->specifier_cat = SPECIFIER_PTR;
    23fc:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
    2400:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    2402:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    2406:	f361 0202 	bfi	r2, r1, #0, #3
    240a:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
		if (conv->length_mod != LENGTH_NONE) {
    240e:	bf14      	ite	ne
    2410:	2301      	movne	r3, #1
    2412:	2300      	moveq	r3, #0
    2414:	e7e4      	b.n	23e0 <cbvprintf+0x3a4>
			unsupported = true;
    2416:	2301      	movs	r3, #1
    2418:	e7e2      	b.n	23e0 <cbvprintf+0x3a4>
		} else if (conv->width_present) {
    241a:	f99d 2048 	ldrsb.w	r2, [sp, #72]	; 0x48
    241e:	2a00      	cmp	r2, #0
			width = conv->width_value;
    2420:	bfb4      	ite	lt
    2422:	9a13      	ldrlt	r2, [sp, #76]	; 0x4c
		int width = -1;
    2424:	f04f 32ff 	movge.w	r2, #4294967295	; 0xffffffff
    2428:	e6fb      	b.n	2222 <cbvprintf+0x1e6>
		} else if (conv->prec_present) {
    242a:	0799      	lsls	r1, r3, #30
    242c:	f57f af08 	bpl.w	2240 <cbvprintf+0x204>
			precision = conv->prec_value;
    2430:	9f14      	ldr	r7, [sp, #80]	; 0x50
		conv->pad0_value = 0;
    2432:	f89d 1049 	ldrb.w	r1, [sp, #73]	; 0x49
    2436:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    2438:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
		    && (conv->specifier_cat == SPECIFIER_FP)
    243c:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT)
    2440:	f003 0207 	and.w	r2, r3, #7
    2444:	2a04      	cmp	r2, #4
    2446:	d107      	bne.n	2458 <cbvprintf+0x41c>
		    && !conv->prec_present) {
    2448:	078a      	lsls	r2, r1, #30
    244a:	d405      	bmi.n	2458 <cbvprintf+0x41c>
			if (conv->specifier_a) {
    244c:	f99d 2049 	ldrsb.w	r2, [sp, #73]	; 0x49
				precision = FRACTION_HEX;
    2450:	2a00      	cmp	r2, #0
    2452:	bfac      	ite	ge
    2454:	2706      	movge	r7, #6
    2456:	270d      	movlt	r7, #13
		enum specifier_cat_enum specifier_cat
    2458:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    245c:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    245e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    2462:	d133      	bne.n	24cc <cbvprintf+0x490>
			switch (length_mod) {
    2464:	1ecb      	subs	r3, r1, #3
    2466:	2b04      	cmp	r3, #4
    2468:	d804      	bhi.n	2474 <cbvprintf+0x438>
    246a:	e8df f003 	tbb	[pc, r3]
    246e:	4610      	.short	0x4610
    2470:	1046      	.short	0x1046
    2472:	10          	.byte	0x10
    2473:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    2474:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    2476:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    2478:	ea4f 72e3 	mov.w	r2, r3, asr #31
    247c:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    2480:	d10b      	bne.n	249a <cbvprintf+0x45e>
				value->sint = (char)value->sint;
    2482:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    2486:	9310      	str	r3, [sp, #64]	; 0x40
    2488:	2300      	movs	r3, #0
				value->sint = (short)value->sint;
    248a:	9311      	str	r3, [sp, #68]	; 0x44
    248c:	e007      	b.n	249e <cbvprintf+0x462>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    248e:	f854 3b04 	ldr.w	r3, [r4], #4
    2492:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    2494:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
    2498:	e002      	b.n	24a0 <cbvprintf+0x464>
			} else if (length_mod == LENGTH_H) {
    249a:	2902      	cmp	r1, #2
    249c:	d011      	beq.n	24c2 <cbvprintf+0x486>
				value->sint = va_arg(ap, int);
    249e:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    24a0:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    24a4:	9307      	str	r3, [sp, #28]
    24a6:	079b      	lsls	r3, r3, #30
    24a8:	d047      	beq.n	253a <cbvprintf+0x4fe>
			OUTS(sp, fp);
    24aa:	9b06      	ldr	r3, [sp, #24]
    24ac:	9903      	ldr	r1, [sp, #12]
    24ae:	4632      	mov	r2, r6
    24b0:	4650      	mov	r0, sl
    24b2:	f006 ff2b 	bl	930c <outs>
    24b6:	2800      	cmp	r0, #0
    24b8:	f2c0 8354 	blt.w	2b64 <cbvprintf+0xb28>
    24bc:	4405      	add	r5, r0
			continue;
    24be:	9e06      	ldr	r6, [sp, #24]
    24c0:	e5c4      	b.n	204c <cbvprintf+0x10>
				value->sint = (short)value->sint;
    24c2:	b21a      	sxth	r2, r3
    24c4:	9210      	str	r2, [sp, #64]	; 0x40
    24c6:	f343 33c0 	sbfx	r3, r3, #15, #1
    24ca:	e7de      	b.n	248a <cbvprintf+0x44e>
		} else if (specifier_cat == SPECIFIER_UINT) {
    24cc:	2b02      	cmp	r3, #2
    24ce:	d124      	bne.n	251a <cbvprintf+0x4de>
			switch (length_mod) {
    24d0:	1ecb      	subs	r3, r1, #3
    24d2:	2b04      	cmp	r3, #4
    24d4:	d804      	bhi.n	24e0 <cbvprintf+0x4a4>
    24d6:	e8df f003 	tbb	[pc, r3]
    24da:	1018      	.short	0x1018
    24dc:	1810      	.short	0x1810
    24de:	18          	.byte	0x18
    24df:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    24e0:	2901      	cmp	r1, #1
				value->uint = va_arg(ap, unsigned int);
    24e2:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    24e6:	f04f 0200 	mov.w	r2, #0
    24ea:	d014      	beq.n	2516 <cbvprintf+0x4da>
			} else if (length_mod == LENGTH_H) {
    24ec:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    24ee:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			} else if (length_mod == LENGTH_H) {
    24f2:	d1d5      	bne.n	24a0 <cbvprintf+0x464>
				value->uint = (unsigned short)value->uint;
    24f4:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    24f6:	9310      	str	r3, [sp, #64]	; 0x40
    24f8:	e7d2      	b.n	24a0 <cbvprintf+0x464>
					(uint_value_type)va_arg(ap,
    24fa:	3407      	adds	r4, #7
    24fc:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    2500:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    2504:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    2508:	e7ca      	b.n	24a0 <cbvprintf+0x464>
					(uint_value_type)va_arg(ap, size_t);
    250a:	f854 3b04 	ldr.w	r3, [r4], #4
    250e:	9310      	str	r3, [sp, #64]	; 0x40
    2510:	2300      	movs	r3, #0
    2512:	9311      	str	r3, [sp, #68]	; 0x44
			} else if (length_mod == LENGTH_H) {
    2514:	e7c4      	b.n	24a0 <cbvprintf+0x464>
				value->uint = (unsigned char)value->uint;
    2516:	b2db      	uxtb	r3, r3
    2518:	e7bc      	b.n	2494 <cbvprintf+0x458>
		} else if (specifier_cat == SPECIFIER_FP) {
    251a:	2b04      	cmp	r3, #4
    251c:	d108      	bne.n	2530 <cbvprintf+0x4f4>
					(sint_value_type)va_arg(ap, long long);
    251e:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    2520:	f024 0407 	bic.w	r4, r4, #7
    2524:	e9d4 2300 	ldrd	r2, r3, [r4]
    2528:	3408      	adds	r4, #8
    252a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    252e:	e7b7      	b.n	24a0 <cbvprintf+0x464>
		} else if (specifier_cat == SPECIFIER_PTR) {
    2530:	2b03      	cmp	r3, #3
    2532:	d1b5      	bne.n	24a0 <cbvprintf+0x464>
			value->ptr = va_arg(ap, void *);
    2534:	f854 3b04 	ldr.w	r3, [r4], #4
    2538:	e7dd      	b.n	24f6 <cbvprintf+0x4ba>
		switch (conv->specifier) {
    253a:	f89d b04b 	ldrb.w	fp, [sp, #75]	; 0x4b
    253e:	f1bb 0f78 	cmp.w	fp, #120	; 0x78
    2542:	d8bc      	bhi.n	24be <cbvprintf+0x482>
    2544:	f1bb 0f57 	cmp.w	fp, #87	; 0x57
    2548:	d849      	bhi.n	25de <cbvprintf+0x5a2>
    254a:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
    254e:	f000 8091 	beq.w	2674 <cbvprintf+0x638>
    2552:	f1bb 0f24 	cmp.w	fp, #36	; 0x24
    2556:	d9b2      	bls.n	24be <cbvprintf+0x482>
    2558:	f1bb 0f41 	cmp.w	fp, #65	; 0x41
    255c:	d003      	beq.n	2566 <cbvprintf+0x52a>
    255e:	f1ab 0245 	sub.w	r2, fp, #69	; 0x45
    2562:	2a02      	cmp	r2, #2
    2564:	d8ab      	bhi.n	24be <cbvprintf+0x482>
	} u = {
    2566:	e9dd 1210 	ldrd	r1, r2, [sp, #64]	; 0x40
	if ((u.u64 & SIGN_MASK) != 0U) {
    256a:	2a00      	cmp	r2, #0
    256c:	f2c0 8136 	blt.w	27dc <cbvprintf+0x7a0>
	} else if (conv->flag_plus) {
    2570:	9b07      	ldr	r3, [sp, #28]
    2572:	0718      	lsls	r0, r3, #28
    2574:	f100 8135 	bmi.w	27e2 <cbvprintf+0x7a6>
	} else if (conv->flag_space) {
    2578:	f3c3 1900 	ubfx	r9, r3, #4, #1
    257c:	ea4f 1949 	mov.w	r9, r9, lsl #5
	int expo = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    2580:	f3c2 500a 	ubfx	r0, r2, #20, #11
	uint64_t fract = u.u64 & BIT64_MASK(FRACTION_BITS);
    2584:	f3c2 0213 	ubfx	r2, r2, #0, #20
	bool is_subnormal = (expo == 0) && (fract != 0);
    2588:	2800      	cmp	r0, #0
    258a:	f040 812d 	bne.w	27e8 <cbvprintf+0x7ac>
    258e:	ea51 0602 	orrs.w	r6, r1, r2
    2592:	bf14      	ite	ne
    2594:	2601      	movne	r6, #1
    2596:	2600      	moveq	r6, #0
	fract <<= EXPONENT_BITS;
    2598:	02d2      	lsls	r2, r2, #11
    259a:	ea42 5251 	orr.w	r2, r2, r1, lsr #21
    259e:	02c9      	lsls	r1, r1, #11
		c = 'f';
    25a0:	f1bb 0f46 	cmp.w	fp, #70	; 0x46
	if ((expo | fract) != 0) {
    25a4:	ea40 0e01 	orr.w	lr, r0, r1
    25a8:	ea42 7ce0 	orr.w	ip, r2, r0, asr #31
		c = 'f';
    25ac:	bf08      	it	eq
    25ae:	f04f 0b66 	moveq.w	fp, #102	; 0x66
	if ((expo | fract) != 0) {
    25b2:	ea5e 0c0c 	orrs.w	ip, lr, ip
	fract &= ~SIGN_MASK;
    25b6:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
	if ((expo | fract) != 0) {
    25ba:	f000 819e 	beq.w	28fa <cbvprintf+0x8be>
		if (is_subnormal) {
    25be:	2e00      	cmp	r6, #0
    25c0:	f040 8149 	bne.w	2856 <cbvprintf+0x81a>
		fract |= BIT_63;
    25c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    25c6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
		expo -= (1023 - 1);	/* +1 since .1 vs 1. */
    25ca:	f2a0 38fe 	subw	r8, r0, #1022	; 0x3fe
		fract |= BIT_63;
    25ce:	920d      	str	r2, [sp, #52]	; 0x34
	int expo = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    25d0:	2000      	movs	r0, #0
    25d2:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
    25d6:	4606      	mov	r6, r0
		fract *= 5U;
    25d8:	f04f 0c05 	mov.w	ip, #5
    25dc:	e155      	b.n	288a <cbvprintf+0x84e>
		switch (conv->specifier) {
    25de:	f1ab 0258 	sub.w	r2, fp, #88	; 0x58
    25e2:	2a20      	cmp	r2, #32
    25e4:	f63f af6b 	bhi.w	24be <cbvprintf+0x482>
    25e8:	a001      	add	r0, pc, #4	; (adr r0, 25f0 <cbvprintf+0x5b4>)
    25ea:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
    25ee:	bf00      	nop
    25f0:	0000277b 	.word	0x0000277b
    25f4:	000024bf 	.word	0x000024bf
    25f8:	000024bf 	.word	0x000024bf
    25fc:	000024bf 	.word	0x000024bf
    2600:	000024bf 	.word	0x000024bf
    2604:	000024bf 	.word	0x000024bf
    2608:	000024bf 	.word	0x000024bf
    260c:	000024bf 	.word	0x000024bf
    2610:	000024bf 	.word	0x000024bf
    2614:	00002567 	.word	0x00002567
    2618:	000024bf 	.word	0x000024bf
    261c:	000026ff 	.word	0x000026ff
    2620:	00002713 	.word	0x00002713
    2624:	00002567 	.word	0x00002567
    2628:	00002567 	.word	0x00002567
    262c:	00002567 	.word	0x00002567
    2630:	000024bf 	.word	0x000024bf
    2634:	00002713 	.word	0x00002713
    2638:	000024bf 	.word	0x000024bf
    263c:	000024bf 	.word	0x000024bf
    2640:	000024bf 	.word	0x000024bf
    2644:	000024bf 	.word	0x000024bf
    2648:	000027b5 	.word	0x000027b5
    264c:	0000277b 	.word	0x0000277b
    2650:	00002781 	.word	0x00002781
    2654:	000024bf 	.word	0x000024bf
    2658:	000024bf 	.word	0x000024bf
    265c:	0000267b 	.word	0x0000267b
    2660:	000024bf 	.word	0x000024bf
    2664:	0000277b 	.word	0x0000277b
    2668:	000024bf 	.word	0x000024bf
    266c:	000024bf 	.word	0x000024bf
    2670:	0000277b 	.word	0x0000277b
			OUTC('%');
    2674:	9903      	ldr	r1, [sp, #12]
    2676:	4658      	mov	r0, fp
    2678:	e4f2      	b.n	2060 <cbvprintf+0x24>
			if (precision >= 0) {
    267a:	2f00      	cmp	r7, #0
			bps = (const char *)value->ptr;
    267c:	9e10      	ldr	r6, [sp, #64]	; 0x40
			if (precision >= 0) {
    267e:	db3a      	blt.n	26f6 <cbvprintf+0x6ba>
				len = strnlen(bps, precision);
    2680:	4639      	mov	r1, r7
    2682:	4630      	mov	r0, r6
    2684:	f007 fa71 	bl	9b6a <strnlen>
			bpe = bps + len;
    2688:	1837      	adds	r7, r6, r0
		if (bps == NULL) {
    268a:	2e00      	cmp	r6, #0
    268c:	f43f af17 	beq.w	24be <cbvprintf+0x482>
		char sign = 0;
    2690:	f04f 0900 	mov.w	r9, #0
		if (conv->altform_0c) {
    2694:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    2698:	f013 0210 	ands.w	r2, r3, #16
    269c:	9205      	str	r2, [sp, #20]
    269e:	f000 8256 	beq.w	2b4e <cbvprintf+0xb12>
			nj_len += 2U;
    26a2:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    26a4:	f013 0340 	ands.w	r3, r3, #64	; 0x40
		nj_len += conv->pad0_value;
    26a8:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
		if (conv->pad_fp) {
    26ac:	9308      	str	r3, [sp, #32]
			nj_len += conv->pad0_pre_exp;
    26ae:	bf18      	it	ne
    26b0:	9b14      	ldrne	r3, [sp, #80]	; 0x50
		nj_len += conv->pad0_value;
    26b2:	f8cd 801c 	str.w	r8, [sp, #28]
    26b6:	4440      	add	r0, r8
			nj_len += conv->pad0_pre_exp;
    26b8:	bf18      	it	ne
    26ba:	18c0      	addne	r0, r0, r3
		if (width > 0) {
    26bc:	9b04      	ldr	r3, [sp, #16]
    26be:	2b00      	cmp	r3, #0
    26c0:	f340 8260 	ble.w	2b84 <cbvprintf+0xb48>
			if (!conv->flag_dash) {
    26c4:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
			width -= (int)nj_len;
    26c8:	1a1b      	subs	r3, r3, r0
			if (!conv->flag_dash) {
    26ca:	0750      	lsls	r0, r2, #29
			width -= (int)nj_len;
    26cc:	9304      	str	r3, [sp, #16]
			if (!conv->flag_dash) {
    26ce:	f3c2 0b80 	ubfx	fp, r2, #2, #1
    26d2:	f100 8257 	bmi.w	2b84 <cbvprintf+0xb48>
				if (conv->flag_zero) {
    26d6:	0651      	lsls	r1, r2, #25
    26d8:	f140 8247 	bpl.w	2b6a <cbvprintf+0xb2e>
					if (sign != 0) {
    26dc:	f1b9 0f00 	cmp.w	r9, #0
    26e0:	d007      	beq.n	26f2 <cbvprintf+0x6b6>
						OUTC(sign);
    26e2:	9903      	ldr	r1, [sp, #12]
    26e4:	4648      	mov	r0, r9
    26e6:	47d0      	blx	sl
    26e8:	2800      	cmp	r0, #0
    26ea:	f2c0 823b 	blt.w	2b64 <cbvprintf+0xb28>
    26ee:	3501      	adds	r5, #1
						sign = 0;
    26f0:	46d9      	mov	r9, fp
					pad = '0';
    26f2:	2230      	movs	r2, #48	; 0x30
    26f4:	e23a      	b.n	2b6c <cbvprintf+0xb30>
				len = strlen(bps);
    26f6:	4630      	mov	r0, r6
    26f8:	f7fe fb12 	bl	d20 <strlen>
    26fc:	e7c4      	b.n	2688 <cbvprintf+0x64c>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    26fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2700:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
		char sign = 0;
    2704:	f04f 0900 	mov.w	r9, #0
			bpe = buf + 1;
    2708:	f10d 075d 	add.w	r7, sp, #93	; 0x5d
			bps = buf;
    270c:	ae17      	add	r6, sp, #92	; 0x5c
		size_t nj_len = (bpe - bps);
    270e:	2001      	movs	r0, #1
    2710:	e7c0      	b.n	2694 <cbvprintf+0x658>
			if (conv->flag_plus) {
    2712:	9b07      	ldr	r3, [sp, #28]
    2714:	071e      	lsls	r6, r3, #28
			} else if (conv->flag_space) {
    2716:	bf58      	it	pl
    2718:	f3c3 1900 	ubfxpl	r9, r3, #4, #1
			sint = value->sint;
    271c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
			} else if (conv->flag_space) {
    2720:	bf54      	ite	pl
    2722:	ea4f 1949 	movpl.w	r9, r9, lsl #5
				sign = '+';
    2726:	f04f 092b 	movmi.w	r9, #43	; 0x2b
			if (sint < 0) {
    272a:	2b00      	cmp	r3, #0
    272c:	da06      	bge.n	273c <cbvprintf+0x700>
				value->uint = (uint_value_type)-sint;
    272e:	4252      	negs	r2, r2
    2730:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    2734:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
				sign = '-';
    2738:	f04f 092d 	mov.w	r9, #45	; 0x2d
			bps = encode_uint(value->uint, conv, buf, bpe);
    273c:	f10d 0375 	add.w	r3, sp, #117	; 0x75
    2740:	9300      	str	r3, [sp, #0]
    2742:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    2746:	ab17      	add	r3, sp, #92	; 0x5c
    2748:	aa12      	add	r2, sp, #72	; 0x48
    274a:	f7ff fc2b 	bl	1fa4 <encode_uint>
    274e:	4606      	mov	r6, r0
			if (precision >= 0) {
    2750:	2f00      	cmp	r7, #0
    2752:	db0c      	blt.n	276e <cbvprintf+0x732>
				conv->flag_zero = false;
    2754:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
				size_t len = bpe - bps;
    2758:	f10d 0375 	add.w	r3, sp, #117	; 0x75
    275c:	1b9b      	subs	r3, r3, r6
				conv->flag_zero = false;
    275e:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    2762:	429f      	cmp	r7, r3
				conv->flag_zero = false;
    2764:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
				if (len < (size_t)precision) {
    2768:	d901      	bls.n	276e <cbvprintf+0x732>
					conv->pad0_value = precision - (int)len;
    276a:	1afb      	subs	r3, r7, r3
    276c:	9313      	str	r3, [sp, #76]	; 0x4c
		if (bps == NULL) {
    276e:	2e00      	cmp	r6, #0
    2770:	f43f aea5 	beq.w	24be <cbvprintf+0x482>
    2774:	f10d 0775 	add.w	r7, sp, #117	; 0x75
    2778:	e05b      	b.n	2832 <cbvprintf+0x7f6>
		switch (conv->specifier) {
    277a:	f04f 0900 	mov.w	r9, #0
    277e:	e7dd      	b.n	273c <cbvprintf+0x700>
			if (value->ptr != NULL) {
    2780:	9810      	ldr	r0, [sp, #64]	; 0x40
    2782:	2800      	cmp	r0, #0
    2784:	f000 81de 	beq.w	2b44 <cbvprintf+0xb08>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    2788:	f10d 0375 	add.w	r3, sp, #117	; 0x75
    278c:	9300      	str	r3, [sp, #0]
    278e:	aa12      	add	r2, sp, #72	; 0x48
    2790:	ab17      	add	r3, sp, #92	; 0x5c
    2792:	2100      	movs	r1, #0
    2794:	f7ff fc06 	bl	1fa4 <encode_uint>
				conv->altform_0c = true;
    2798:	f8bd 304a 	ldrh.w	r3, [sp, #74]	; 0x4a
    279c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    27a0:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    27a4:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    27a8:	4606      	mov	r6, r0
				conv->altform_0c = true;
    27aa:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
		char sign = 0;
    27ae:	f04f 0900 	mov.w	r9, #0
				goto prec_int_pad0;
    27b2:	e7cd      	b.n	2750 <cbvprintf+0x714>
				store_count(conv, value->ptr, count);
    27b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
	switch ((enum length_mod_enum)conv->length_mod) {
    27b6:	2907      	cmp	r1, #7
    27b8:	f63f ae81 	bhi.w	24be <cbvprintf+0x482>
    27bc:	e8df f001 	tbb	[pc, r1]
    27c0:	0c06040c 	.word	0x0c06040c
    27c4:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    27c8:	701d      	strb	r5, [r3, #0]
		break;
    27ca:	e678      	b.n	24be <cbvprintf+0x482>
		*(short *)dp = (short)count;
    27cc:	801d      	strh	r5, [r3, #0]
		break;
    27ce:	e676      	b.n	24be <cbvprintf+0x482>
		*(intmax_t *)dp = (intmax_t)count;
    27d0:	17ea      	asrs	r2, r5, #31
    27d2:	e9c3 5200 	strd	r5, r2, [r3]
		break;
    27d6:	e672      	b.n	24be <cbvprintf+0x482>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    27d8:	601d      	str	r5, [r3, #0]
		break;
    27da:	e670      	b.n	24be <cbvprintf+0x482>
		*sign = '-';
    27dc:	f04f 092d 	mov.w	r9, #45	; 0x2d
    27e0:	e6ce      	b.n	2580 <cbvprintf+0x544>
		*sign = '+';
    27e2:	f04f 092b 	mov.w	r9, #43	; 0x2b
    27e6:	e6cb      	b.n	2580 <cbvprintf+0x544>
	if (expo == BIT_MASK(EXPONENT_BITS)) {
    27e8:	f240 76ff 	movw	r6, #2047	; 0x7ff
    27ec:	42b0      	cmp	r0, r6
    27ee:	d12f      	bne.n	2850 <cbvprintf+0x814>
			if (isupper((int)c)) {
    27f0:	f10b 0301 	add.w	r3, fp, #1
    27f4:	489e      	ldr	r0, [pc, #632]	; (2a70 <cbvprintf+0xa34>)
    27f6:	b2db      	uxtb	r3, r3
		if (fract == 0) {
    27f8:	430a      	orrs	r2, r1
    27fa:	5cc3      	ldrb	r3, [r0, r3]
    27fc:	f003 0303 	and.w	r3, r3, #3
    2800:	d11e      	bne.n	2840 <cbvprintf+0x804>
			if (isupper((int)c)) {
    2802:	2b01      	cmp	r3, #1
    2804:	bf0b      	itete	eq
    2806:	2349      	moveq	r3, #73	; 0x49
    2808:	2369      	movne	r3, #105	; 0x69
    280a:	214e      	moveq	r1, #78	; 0x4e
    280c:	216e      	movne	r1, #110	; 0x6e
    280e:	bf0c      	ite	eq
    2810:	2246      	moveq	r2, #70	; 0x46
    2812:	2266      	movne	r2, #102	; 0x66
				*buf++ = 'I';
    2814:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
		conv->flag_zero = false;
    2818:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
				*buf++ = 'N';
    281c:	f88d 105d 	strb.w	r1, [sp, #93]	; 0x5d
		conv->flag_zero = false;
    2820:	f36f 1386 	bfc	r3, #6, #1
				*buf++ = 'F';
    2824:	f88d 205e 	strb.w	r2, [sp, #94]	; 0x5e
		conv->flag_zero = false;
    2828:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
		*bpe = buf;
    282c:	f10d 075f 	add.w	r7, sp, #95	; 0x5f
				bps = encode_float(value->dbl, conv, precision,
    2830:	ae17      	add	r6, sp, #92	; 0x5c
		size_t nj_len = (bpe - bps);
    2832:	1bb8      	subs	r0, r7, r6
		if (sign != 0) {
    2834:	f1b9 0f00 	cmp.w	r9, #0
    2838:	f43f af2c 	beq.w	2694 <cbvprintf+0x658>
			nj_len += 1U;
    283c:	3001      	adds	r0, #1
    283e:	e729      	b.n	2694 <cbvprintf+0x658>
			if (isupper((int)c)) {
    2840:	2b01      	cmp	r3, #1
    2842:	bf15      	itete	ne
    2844:	236e      	movne	r3, #110	; 0x6e
    2846:	234e      	moveq	r3, #78	; 0x4e
    2848:	2161      	movne	r1, #97	; 0x61
    284a:	2141      	moveq	r1, #65	; 0x41
    284c:	461a      	mov	r2, r3
    284e:	e7e1      	b.n	2814 <cbvprintf+0x7d8>
	bool is_subnormal = (expo == 0) && (fract != 0);
    2850:	2600      	movs	r6, #0
    2852:	e6a1      	b.n	2598 <cbvprintf+0x55c>
				expo--;
    2854:	3801      	subs	r0, #1
			while (((fract <<= 1) & BIT_63) == 0) {
    2856:	1849      	adds	r1, r1, r1
    2858:	4152      	adcs	r2, r2
    285a:	2a00      	cmp	r2, #0
    285c:	dafa      	bge.n	2854 <cbvprintf+0x818>
    285e:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
    2862:	e6af      	b.n	25c4 <cbvprintf+0x588>
			fract >>= 1;
    2864:	0849      	lsrs	r1, r1, #1
    2866:	ea41 71c2 	orr.w	r1, r1, r2, lsl #31
    286a:	0852      	lsrs	r2, r2, #1
		} while ((uint32_t)(fract >> 32) >= (UINT32_MAX / 5U));
    286c:	f1b2 3f33 	cmp.w	r2, #858993459	; 0x33333333
    2870:	4640      	mov	r0, r8
			expo++;
    2872:	f108 0801 	add.w	r8, r8, #1
		} while ((uint32_t)(fract >> 32) >= (UINT32_MAX / 5U));
    2876:	d2f5      	bcs.n	2864 <cbvprintf+0x828>
		fract *= 5U;
    2878:	fb0c fe02 	mul.w	lr, ip, r2
    287c:	fba1 120c 	umull	r1, r2, r1, ip
		expo++;
    2880:	f100 0802 	add.w	r8, r0, #2
		fract *= 5U;
    2884:	4472      	add	r2, lr
		decexp--;
    2886:	3e01      	subs	r6, #1
    2888:	2001      	movs	r0, #1
	while (expo < -2) {
    288a:	f118 0f02 	cmn.w	r8, #2
    288e:	dbe9      	blt.n	2864 <cbvprintf+0x828>
    2890:	b108      	cbz	r0, 2896 <cbvprintf+0x85a>
    2892:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
	while (expo > 0) {
    2896:	f1b8 0f00 	cmp.w	r8, #0
		fract += 2;
    289a:	e9dd 210c 	ldrd	r2, r1, [sp, #48]	; 0x30
	while (expo > 0) {
    289e:	dc2f      	bgt.n	2900 <cbvprintf+0x8c4>
	fract >>= (4 - expo);
    28a0:	f1c8 0004 	rsb	r0, r8, #4
    28a4:	f108 081c 	add.w	r8, r8, #28
    28a8:	f1a0 0c20 	sub.w	ip, r0, #32
    28ac:	40c2      	lsrs	r2, r0
    28ae:	fa21 f300 	lsr.w	r3, r1, r0
    28b2:	fa01 f808 	lsl.w	r8, r1, r8
	if ((c == 'g') || (c == 'G')) {
    28b6:	f00b 00df 	and.w	r0, fp, #223	; 0xdf
	fract >>= (4 - expo);
    28ba:	ea42 0208 	orr.w	r2, r2, r8
    28be:	fa21 fc0c 	lsr.w	ip, r1, ip
	if ((c == 'g') || (c == 'G')) {
    28c2:	2847      	cmp	r0, #71	; 0x47
	fract >>= (4 - expo);
    28c4:	ea42 020c 	orr.w	r2, r2, ip
    28c8:	9308      	str	r3, [sp, #32]
	if ((c == 'g') || (c == 'G')) {
    28ca:	d13a      	bne.n	2942 <cbvprintf+0x906>
		if (decexp < (-4 + 1) || decexp > precision) {
    28cc:	1cf3      	adds	r3, r6, #3
    28ce:	db01      	blt.n	28d4 <cbvprintf+0x898>
    28d0:	42b7      	cmp	r7, r6
    28d2:	da2b      	bge.n	292c <cbvprintf+0x8f0>
			c += 'e' - 'g';  /* e or E */
    28d4:	f1ab 0302 	sub.w	r3, fp, #2
			if (precision > 0) {
    28d8:	2f00      	cmp	r7, #0
			c += 'e' - 'g';  /* e or E */
    28da:	fa5f fb83 	uxtb.w	fp, r3
			if (precision > 0) {
    28de:	dd7f      	ble.n	29e0 <cbvprintf+0x9a4>
		if (!conv->flag_hash && (precision > 0)) {
    28e0:	f89d 0048 	ldrb.w	r0, [sp, #72]	; 0x48
    28e4:	0680      	lsls	r0, r0, #26
				precision--;
    28e6:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
		if (!conv->flag_hash && (precision > 0)) {
    28ea:	d479      	bmi.n	29e0 <cbvprintf+0x9a4>
    28ec:	1e3b      	subs	r3, r7, #0
    28ee:	bf18      	it	ne
    28f0:	2301      	movne	r3, #1
	bool prune_zero = false;
    28f2:	9305      	str	r3, [sp, #20]
		decimals = precision + 1;
    28f4:	f107 0801 	add.w	r8, r7, #1
    28f8:	e02d      	b.n	2956 <cbvprintf+0x91a>
	int expo = (u.u64 >> FRACTION_BITS) & BIT_MASK(EXPONENT_BITS);
    28fa:	f04f 0800 	mov.w	r8, #0
    28fe:	e667      	b.n	25d0 <cbvprintf+0x594>
		fract += 2;
    2900:	3202      	adds	r2, #2
    2902:	f141 0100 	adc.w	r1, r1, #0
		_ldiv5(&fract);
    2906:	a80c      	add	r0, sp, #48	; 0x30
		fract += 2;
    2908:	e9cd 210c 	strd	r2, r1, [sp, #48]	; 0x30
		_ldiv5(&fract);
    290c:	f006 fccf 	bl	92ae <_ldiv5>
		expo--;
    2910:	e9dd 210c 	ldrd	r2, r1, [sp, #48]	; 0x30
    2914:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
		decexp++;
    2918:	3601      	adds	r6, #1
			fract <<= 1;
    291a:	1892      	adds	r2, r2, r2
    291c:	4149      	adcs	r1, r1
		} while (!(fract & BIT_63));
    291e:	2900      	cmp	r1, #0
			expo--;
    2920:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
		} while (!(fract & BIT_63));
    2924:	daf9      	bge.n	291a <cbvprintf+0x8de>
    2926:	e9cd 210c 	strd	r2, r1, [sp, #48]	; 0x30
    292a:	e7b4      	b.n	2896 <cbvprintf+0x85a>
		if (!conv->flag_hash && (precision > 0)) {
    292c:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    2930:	0699      	lsls	r1, r3, #26
			precision -= decexp;
    2932:	eba7 0706 	sub.w	r7, r7, r6
		if (!conv->flag_hash && (precision > 0)) {
    2936:	d451      	bmi.n	29dc <cbvprintf+0x9a0>
    2938:	1e3b      	subs	r3, r7, #0
    293a:	bf18      	it	ne
    293c:	2301      	movne	r3, #1
	bool prune_zero = false;
    293e:	9305      	str	r3, [sp, #20]
    2940:	e004      	b.n	294c <cbvprintf+0x910>
    2942:	2300      	movs	r3, #0
	if (c == 'f') {
    2944:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
	bool prune_zero = false;
    2948:	9305      	str	r3, [sp, #20]
	if (c == 'f') {
    294a:	d1d3      	bne.n	28f4 <cbvprintf+0x8b8>
		if (decimals < 0) {
    294c:	eb17 0806 	adds.w	r8, r7, r6
    2950:	f04f 0b66 	mov.w	fp, #102	; 0x66
    2954:	d446      	bmi.n	29e4 <cbvprintf+0x9a8>
	if (decimals > 16) {
    2956:	f1b8 0f10 	cmp.w	r8, #16
    295a:	bfa8      	it	ge
    295c:	f04f 0810 	movge.w	r8, #16
    2960:	2010      	movs	r0, #16
    2962:	900b      	str	r0, [sp, #44]	; 0x2c
	uint64_t round = BIT64(59); /* 0.5 */
    2964:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    2968:	2000      	movs	r0, #0
    296a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
	*v >>= 1;
    296e:	e9dd 030e 	ldrd	r0, r3, [sp, #56]	; 0x38
	while (decimals--) {
    2972:	f1b8 0f00 	cmp.w	r8, #0
    2976:	d138      	bne.n	29ea <cbvprintf+0x9ae>
	fract += round;
    2978:	9908      	ldr	r1, [sp, #32]
    297a:	1812      	adds	r2, r2, r0
    297c:	eb41 0103 	adc.w	r1, r1, r3
	if (fract >= BIT64(60)) {
    2980:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    2984:	d23f      	bcs.n	2a06 <cbvprintf+0x9ca>
	fract += round;
    2986:	e9cd 210c 	strd	r2, r1, [sp, #48]	; 0x30
		if (conv->flag_hash || (precision > 0)) {
    298a:	9b07      	ldr	r3, [sp, #28]
	if (c == 'f') {
    298c:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
		if (conv->flag_hash || (precision > 0)) {
    2990:	f003 0220 	and.w	r2, r3, #32
	if (c == 'f') {
    2994:	f040 80b5 	bne.w	2b02 <cbvprintf+0xac6>
		if (decexp > 0) {
    2998:	2e00      	cmp	r6, #0
    299a:	dc3f      	bgt.n	2a1c <cbvprintf+0x9e0>
			*buf++ = '0';
    299c:	2130      	movs	r1, #48	; 0x30
    299e:	f88d 105c 	strb.w	r1, [sp, #92]	; 0x5c
		if (conv->flag_hash || (precision > 0)) {
    29a2:	2a00      	cmp	r2, #0
    29a4:	d166      	bne.n	2a74 <cbvprintf+0xa38>
    29a6:	2f00      	cmp	r7, #0
    29a8:	f340 81af 	ble.w	2d0a <cbvprintf+0xcce>
			*buf++ = '.';
    29ac:	222e      	movs	r2, #46	; 0x2e
    29ae:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
		if (decexp < 0 && precision > 0) {
    29b2:	b186      	cbz	r6, 29d6 <cbvprintf+0x99a>
			conv->pad0_value = -decexp;
    29b4:	4272      	negs	r2, r6
    29b6:	42ba      	cmp	r2, r7
    29b8:	bfa8      	it	ge
    29ba:	463a      	movge	r2, r7
			conv->pad_postdp = (conv->pad0_value > 0);
    29bc:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
    29c0:	9213      	str	r2, [sp, #76]	; 0x4c
    29c2:	2a00      	cmp	r2, #0
			precision -= conv->pad0_value;
    29c4:	eba7 0702 	sub.w	r7, r7, r2
			conv->pad_postdp = (conv->pad0_value > 0);
    29c8:	bfd4      	ite	le
    29ca:	2200      	movle	r2, #0
    29cc:	2201      	movgt	r2, #1
    29ce:	f362 1145 	bfi	r1, r2, #5, #1
    29d2:	f88d 104a 	strb.w	r1, [sp, #74]	; 0x4a
			*buf++ = '.';
    29d6:	f10d 085e 	add.w	r8, sp, #94	; 0x5e
    29da:	e037      	b.n	2a4c <cbvprintf+0xa10>
	bool prune_zero = false;
    29dc:	2300      	movs	r3, #0
    29de:	e7ae      	b.n	293e <cbvprintf+0x902>
    29e0:	2300      	movs	r3, #0
    29e2:	e786      	b.n	28f2 <cbvprintf+0x8b6>
			decimals = 0;
    29e4:	f04f 0800 	mov.w	r8, #0
    29e8:	e7ba      	b.n	2960 <cbvprintf+0x924>
	*v >>= 1;
    29ea:	0840      	lsrs	r0, r0, #1
    29ec:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
    29f0:	085b      	lsrs	r3, r3, #1
    29f2:	e9cd 030e 	strd	r0, r3, [sp, #56]	; 0x38
	_ldiv5(v);
    29f6:	a80e      	add	r0, sp, #56	; 0x38
    29f8:	9209      	str	r2, [sp, #36]	; 0x24
    29fa:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    29fe:	f006 fc56 	bl	92ae <_ldiv5>
    2a02:	9a09      	ldr	r2, [sp, #36]	; 0x24
}
    2a04:	e7b3      	b.n	296e <cbvprintf+0x932>
	*v >>= 1;
    2a06:	0852      	lsrs	r2, r2, #1
    2a08:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
	_ldiv5(v);
    2a0c:	a80c      	add	r0, sp, #48	; 0x30
	*v >>= 1;
    2a0e:	0849      	lsrs	r1, r1, #1
    2a10:	e9cd 210c 	strd	r2, r1, [sp, #48]	; 0x30
		decexp++;
    2a14:	3601      	adds	r6, #1
	_ldiv5(v);
    2a16:	f006 fc4a 	bl	92ae <_ldiv5>
		decexp++;
    2a1a:	e7b6      	b.n	298a <cbvprintf+0x94e>
	char *buf = bps;
    2a1c:	f10d 085c 	add.w	r8, sp, #92	; 0x5c
			while (decexp > 0 && digit_count > 0) {
    2a20:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2a22:	2900      	cmp	r1, #0
    2a24:	dd09      	ble.n	2a3a <cbvprintf+0x9fe>
				*buf++ = _get_digit(&fract, &digit_count);
    2a26:	a90b      	add	r1, sp, #44	; 0x2c
    2a28:	a80c      	add	r0, sp, #48	; 0x30
    2a2a:	9207      	str	r2, [sp, #28]
    2a2c:	f006 fc57 	bl	92de <_get_digit>
			while (decexp > 0 && digit_count > 0) {
    2a30:	3e01      	subs	r6, #1
				*buf++ = _get_digit(&fract, &digit_count);
    2a32:	f808 0b01 	strb.w	r0, [r8], #1
			while (decexp > 0 && digit_count > 0) {
    2a36:	9a07      	ldr	r2, [sp, #28]
    2a38:	d1f2      	bne.n	2a20 <cbvprintf+0x9e4>
			conv->pad0_value = decexp;
    2a3a:	9613      	str	r6, [sp, #76]	; 0x4c
		if (conv->flag_hash || (precision > 0)) {
    2a3c:	b99a      	cbnz	r2, 2a66 <cbvprintf+0xa2a>
    2a3e:	2f00      	cmp	r7, #0
    2a40:	f340 8161 	ble.w	2d06 <cbvprintf+0xcca>
			*buf++ = '.';
    2a44:	212e      	movs	r1, #46	; 0x2e
    2a46:	f808 1b01 	strb.w	r1, [r8], #1
    2a4a:	2600      	movs	r6, #0
	while (precision > 0 && digit_count > 0) {
    2a4c:	2f00      	cmp	r7, #0
    2a4e:	dd1a      	ble.n	2a86 <cbvprintf+0xa4a>
    2a50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2a52:	2a00      	cmp	r2, #0
    2a54:	dd17      	ble.n	2a86 <cbvprintf+0xa4a>
		*buf++ = _get_digit(&fract, &digit_count);
    2a56:	a90b      	add	r1, sp, #44	; 0x2c
    2a58:	a80c      	add	r0, sp, #48	; 0x30
    2a5a:	f006 fc40 	bl	92de <_get_digit>
		precision--;
    2a5e:	3f01      	subs	r7, #1
		*buf++ = _get_digit(&fract, &digit_count);
    2a60:	f808 0b01 	strb.w	r0, [r8], #1
		precision--;
    2a64:	e7f2      	b.n	2a4c <cbvprintf+0xa10>
			*buf++ = '.';
    2a66:	222e      	movs	r2, #46	; 0x2e
    2a68:	f808 2b01 	strb.w	r2, [r8], #1
    2a6c:	e7ed      	b.n	2a4a <cbvprintf+0xa0e>
    2a6e:	bf00      	nop
    2a70:	0000ba48 	.word	0x0000ba48
    2a74:	222e      	movs	r2, #46	; 0x2e
    2a76:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
		if (decexp < 0 && precision > 0) {
    2a7a:	2e00      	cmp	r6, #0
    2a7c:	d0ab      	beq.n	29d6 <cbvprintf+0x99a>
    2a7e:	2f00      	cmp	r7, #0
    2a80:	dc98      	bgt.n	29b4 <cbvprintf+0x978>
			*buf++ = '.';
    2a82:	f10d 085e 	add.w	r8, sp, #94	; 0x5e
	if (prune_zero) {
    2a86:	9b05      	ldr	r3, [sp, #20]
    2a88:	2b00      	cmp	r3, #0
    2a8a:	d14e      	bne.n	2b2a <cbvprintf+0xaee>
	conv->pad0_pre_exp = precision;
    2a8c:	9714      	str	r7, [sp, #80]	; 0x50
    2a8e:	4647      	mov	r7, r8
	if ((c == 'e') || (c == 'E')) {
    2a90:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
    2a94:	2a45      	cmp	r2, #69	; 0x45
    2a96:	d123      	bne.n	2ae0 <cbvprintf+0xaa4>
		if (decexp < 0) {
    2a98:	2e00      	cmp	r6, #0
			decexp = -decexp;
    2a9a:	bfba      	itte	lt
    2a9c:	4276      	neglt	r6, r6
			*buf++ = '-';
    2a9e:	232d      	movlt	r3, #45	; 0x2d
			*buf++ = '+';
    2aa0:	232b      	movge	r3, #43	; 0x2b
		if (decexp >= 100) {
    2aa2:	2e63      	cmp	r6, #99	; 0x63
			*buf++ = (decexp / 100) + '0';
    2aa4:	bfc8      	it	gt
    2aa6:	2164      	movgt	r1, #100	; 0x64
    2aa8:	707b      	strb	r3, [r7, #1]
			*buf++ = '-';
    2aaa:	bfd1      	iteee	le
    2aac:	1cba      	addle	r2, r7, #2
			*buf++ = (decexp / 100) + '0';
    2aae:	fbb6 f3f1 	udivgt	r3, r6, r1
    2ab2:	1cfa      	addgt	r2, r7, #3
    2ab4:	f103 0030 	addgt.w	r0, r3, #48	; 0x30
			decexp %= 100;
    2ab8:	bfc8      	it	gt
    2aba:	fb01 6613 	mlsgt	r6, r1, r3, r6
		*buf++ = (decexp / 10) + '0';
    2abe:	f04f 010a 	mov.w	r1, #10
			*buf++ = (decexp / 100) + '0';
    2ac2:	bfc8      	it	gt
    2ac4:	70b8      	strbgt	r0, [r7, #2]
		*buf++ = c;
    2ac6:	f887 b000 	strb.w	fp, [r7]
		*buf++ = (decexp / 10) + '0';
    2aca:	fbb6 f3f1 	udiv	r3, r6, r1
    2ace:	4617      	mov	r7, r2
    2ad0:	f103 0030 	add.w	r0, r3, #48	; 0x30
		*buf++ = (decexp % 10) + '0';
    2ad4:	fb01 6313 	mls	r3, r1, r3, r6
    2ad8:	3330      	adds	r3, #48	; 0x30
		*buf++ = (decexp / 10) + '0';
    2ada:	f807 0b02 	strb.w	r0, [r7], #2
		*buf++ = (decexp % 10) + '0';
    2ade:	7053      	strb	r3, [r2, #1]
		|| (conv->pad0_pre_exp > 0);
    2ae0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2ae2:	2b00      	cmp	r3, #0
    2ae4:	dc2c      	bgt.n	2b40 <cbvprintf+0xb04>
    2ae6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    2ae8:	2b00      	cmp	r3, #0
    2aea:	bfd4      	ite	le
    2aec:	2300      	movle	r3, #0
    2aee:	2301      	movgt	r3, #1
	conv->pad_fp = (conv->pad0_value > 0)
    2af0:	f89d 204a 	ldrb.w	r2, [sp, #74]	; 0x4a
    2af4:	f363 1286 	bfi	r2, r3, #6, #1
	*buf = 0;
    2af8:	2300      	movs	r3, #0
	conv->pad_fp = (conv->pad0_value > 0)
    2afa:	f88d 204a 	strb.w	r2, [sp, #74]	; 0x4a
	*buf = 0;
    2afe:	703b      	strb	r3, [r7, #0]
	return bps;
    2b00:	e696      	b.n	2830 <cbvprintf+0x7f4>
		*buf = _get_digit(&fract, &digit_count);
    2b02:	a90b      	add	r1, sp, #44	; 0x2c
    2b04:	a80c      	add	r0, sp, #48	; 0x30
    2b06:	9207      	str	r2, [sp, #28]
    2b08:	f006 fbe9 	bl	92de <_get_digit>
		if (*buf++ != '0') {
    2b0c:	9a07      	ldr	r2, [sp, #28]
		*buf = _get_digit(&fract, &digit_count);
    2b0e:	f88d 005c 	strb.w	r0, [sp, #92]	; 0x5c
		if (*buf++ != '0') {
    2b12:	2830      	cmp	r0, #48	; 0x30
			decexp--;
    2b14:	bf18      	it	ne
    2b16:	f106 36ff 	addne.w	r6, r6, #4294967295	; 0xffffffff
		if (conv->flag_hash || (precision > 0)) {
    2b1a:	b912      	cbnz	r2, 2b22 <cbvprintf+0xae6>
    2b1c:	2f00      	cmp	r7, #0
    2b1e:	f340 80f4 	ble.w	2d0a <cbvprintf+0xcce>
			*buf++ = '.';
    2b22:	222e      	movs	r2, #46	; 0x2e
    2b24:	f88d 205d 	strb.w	r2, [sp, #93]	; 0x5d
    2b28:	e755      	b.n	29d6 <cbvprintf+0x99a>
		while (*--buf == '0') {
    2b2a:	4647      	mov	r7, r8
    2b2c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    2b30:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    2b34:	2a30      	cmp	r2, #48	; 0x30
    2b36:	d0f8      	beq.n	2b2a <cbvprintf+0xaee>
    2b38:	2a2e      	cmp	r2, #46	; 0x2e
    2b3a:	bf08      	it	eq
    2b3c:	4647      	moveq	r7, r8
    2b3e:	e7a7      	b.n	2a90 <cbvprintf+0xa54>
		|| (conv->pad0_pre_exp > 0);
    2b40:	2301      	movs	r3, #1
    2b42:	e7d5      	b.n	2af0 <cbvprintf+0xab4>
			bpe = bps + 5;
    2b44:	4f72      	ldr	r7, [pc, #456]	; (2d10 <cbvprintf+0xcd4>)
		char sign = 0;
    2b46:	4681      	mov	r9, r0
			bps = "(nil)";
    2b48:	1f7e      	subs	r6, r7, #5
		size_t nj_len = (bpe - bps);
    2b4a:	2005      	movs	r0, #5
    2b4c:	e5a2      	b.n	2694 <cbvprintf+0x658>
		} else if (conv->altform_0) {
    2b4e:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    2b50:	bf48      	it	mi
    2b52:	3001      	addmi	r0, #1
    2b54:	e5a6      	b.n	26a4 <cbvprintf+0x668>
					OUTC(pad);
    2b56:	4610      	mov	r0, r2
    2b58:	9209      	str	r2, [sp, #36]	; 0x24
    2b5a:	9903      	ldr	r1, [sp, #12]
    2b5c:	47d0      	blx	sl
    2b5e:	2800      	cmp	r0, #0
    2b60:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2b62:	da05      	bge.n	2b70 <cbvprintf+0xb34>
#undef OUTS
#undef OUTC
}
    2b64:	b01f      	add	sp, #124	; 0x7c
    2b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    2b6a:	2220      	movs	r2, #32
					pad = '0';
    2b6c:	f8dd b010 	ldr.w	fp, [sp, #16]
				while (width-- > 0) {
    2b70:	4659      	mov	r1, fp
    2b72:	2900      	cmp	r1, #0
    2b74:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
    2b78:	dced      	bgt.n	2b56 <cbvprintf+0xb1a>
    2b7a:	9b04      	ldr	r3, [sp, #16]
    2b7c:	f8cd b010 	str.w	fp, [sp, #16]
    2b80:	442b      	add	r3, r5
    2b82:	1a5d      	subs	r5, r3, r1
		if (sign != 0) {
    2b84:	f1b9 0f00 	cmp.w	r9, #0
    2b88:	d005      	beq.n	2b96 <cbvprintf+0xb5a>
			OUTC(sign);
    2b8a:	9903      	ldr	r1, [sp, #12]
    2b8c:	4648      	mov	r0, r9
    2b8e:	47d0      	blx	sl
    2b90:	2800      	cmp	r0, #0
    2b92:	dbe7      	blt.n	2b64 <cbvprintf+0xb28>
    2b94:	3501      	adds	r5, #1
		if (IS_ENABLED(CONFIG_CBPRINTF_FP_SUPPORT) && conv->pad_fp) {
    2b96:	9b08      	ldr	r3, [sp, #32]
    2b98:	2b00      	cmp	r3, #0
    2b9a:	d079      	beq.n	2c90 <cbvprintf+0xc54>
			if (conv->specifier_a) {
    2b9c:	f99d 3049 	ldrsb.w	r3, [sp, #73]	; 0x49
    2ba0:	2b00      	cmp	r3, #0
    2ba2:	db29      	blt.n	2bf8 <cbvprintf+0xbbc>
				while (isdigit((int)*cp)) {
    2ba4:	f8df 916c 	ldr.w	r9, [pc, #364]	; 2d14 <cbvprintf+0xcd8>
			if (conv->specifier_a) {
    2ba8:	4633      	mov	r3, r6
				while (isdigit((int)*cp)) {
    2baa:	7818      	ldrb	r0, [r3, #0]
    2bac:	f819 2000 	ldrb.w	r2, [r9, r0]
    2bb0:	0752      	lsls	r2, r2, #29
    2bb2:	469b      	mov	fp, r3
    2bb4:	f103 0301 	add.w	r3, r3, #1
    2bb8:	d43f      	bmi.n	2c3a <cbvprintf+0xbfe>
				if (!conv->pad_postdp) {
    2bba:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    2bbe:	1bae      	subs	r6, r5, r6
    2bc0:	0698      	lsls	r0, r3, #26
    2bc2:	445e      	add	r6, fp
    2bc4:	d407      	bmi.n	2bd6 <cbvprintf+0xb9a>
					while (pad_len-- > 0) {
    2bc6:	4642      	mov	r2, r8
    2bc8:	2a00      	cmp	r2, #0
    2bca:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    2bce:	dc3b      	bgt.n	2c48 <cbvprintf+0xc0c>
    2bd0:	9b07      	ldr	r3, [sp, #28]
    2bd2:	4433      	add	r3, r6
    2bd4:	1a9e      	subs	r6, r3, r2
				if (*cp == '.') {
    2bd6:	f89b 0000 	ldrb.w	r0, [fp]
    2bda:	282e      	cmp	r0, #46	; 0x2e
    2bdc:	d10a      	bne.n	2bf4 <cbvprintf+0xbb8>
					OUTC(*cp++);
    2bde:	9903      	ldr	r1, [sp, #12]
    2be0:	47d0      	blx	sl
						OUTC('0');
    2be2:	2800      	cmp	r0, #0
    2be4:	dbbe      	blt.n	2b64 <cbvprintf+0xb28>
					while (pad_len-- > 0) {
    2be6:	f1b8 0f00 	cmp.w	r8, #0
						OUTC('0');
    2bea:	f106 0601 	add.w	r6, r6, #1
					while (pad_len-- > 0) {
    2bee:	dc31      	bgt.n	2c54 <cbvprintf+0xc18>
					OUTC(*cp++);
    2bf0:	f10b 0b01 	add.w	fp, fp, #1
			if (conv->specifier_a) {
    2bf4:	465d      	mov	r5, fp
    2bf6:	e038      	b.n	2c6a <cbvprintf+0xc2e>
    2bf8:	46b1      	mov	r9, r6
				while (*cp != 'p') {
    2bfa:	f899 0000 	ldrb.w	r0, [r9]
    2bfe:	2870      	cmp	r0, #112	; 0x70
    2c00:	46c8      	mov	r8, r9
    2c02:	f109 0901 	add.w	r9, r9, #1
    2c06:	d113      	bne.n	2c30 <cbvprintf+0xbf4>
    2c08:	1bae      	subs	r6, r5, r6
    2c0a:	9d14      	ldr	r5, [sp, #80]	; 0x50
    2c0c:	4446      	add	r6, r8
			while (pad_len-- > 0) {
    2c0e:	4435      	add	r5, r6
    2c10:	1bab      	subs	r3, r5, r6
    2c12:	2b00      	cmp	r3, #0
    2c14:	dc34      	bgt.n	2c80 <cbvprintf+0xc44>
			OUTS(cp, bpe);
    2c16:	9903      	ldr	r1, [sp, #12]
    2c18:	463b      	mov	r3, r7
    2c1a:	4642      	mov	r2, r8
    2c1c:	4650      	mov	r0, sl
    2c1e:	f006 fb75 	bl	930c <outs>
    2c22:	2800      	cmp	r0, #0
    2c24:	db9e      	blt.n	2b64 <cbvprintf+0xb28>
    2c26:	4430      	add	r0, r6
    2c28:	9e04      	ldr	r6, [sp, #16]
			while (pad_len-- > 0) {
    2c2a:	4605      	mov	r5, r0
    2c2c:	4406      	add	r6, r0
    2c2e:	e065      	b.n	2cfc <cbvprintf+0xcc0>
					OUTC(*cp++);
    2c30:	9903      	ldr	r1, [sp, #12]
    2c32:	47d0      	blx	sl
    2c34:	2800      	cmp	r0, #0
    2c36:	dae0      	bge.n	2bfa <cbvprintf+0xbbe>
    2c38:	e794      	b.n	2b64 <cbvprintf+0xb28>
    2c3a:	9305      	str	r3, [sp, #20]
					OUTC(*cp++);
    2c3c:	9903      	ldr	r1, [sp, #12]
    2c3e:	47d0      	blx	sl
    2c40:	2800      	cmp	r0, #0
    2c42:	9b05      	ldr	r3, [sp, #20]
    2c44:	dab1      	bge.n	2baa <cbvprintf+0xb6e>
    2c46:	e78d      	b.n	2b64 <cbvprintf+0xb28>
						OUTC('0');
    2c48:	9903      	ldr	r1, [sp, #12]
    2c4a:	2030      	movs	r0, #48	; 0x30
    2c4c:	47d0      	blx	sl
    2c4e:	2800      	cmp	r0, #0
    2c50:	dab9      	bge.n	2bc6 <cbvprintf+0xb8a>
    2c52:	e787      	b.n	2b64 <cbvprintf+0xb28>
						OUTC('0');
    2c54:	9903      	ldr	r1, [sp, #12]
    2c56:	2030      	movs	r0, #48	; 0x30
    2c58:	47d0      	blx	sl
    2c5a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    2c5e:	e7c0      	b.n	2be2 <cbvprintf+0xba6>
					OUTC(*cp++);
    2c60:	9903      	ldr	r1, [sp, #12]
    2c62:	47d0      	blx	sl
    2c64:	2800      	cmp	r0, #0
    2c66:	f6ff af7d 	blt.w	2b64 <cbvprintf+0xb28>
				while (isdigit((int)*cp)) {
    2c6a:	7828      	ldrb	r0, [r5, #0]
    2c6c:	f819 3000 	ldrb.w	r3, [r9, r0]
    2c70:	0759      	lsls	r1, r3, #29
    2c72:	46a8      	mov	r8, r5
    2c74:	f105 0501 	add.w	r5, r5, #1
    2c78:	d4f2      	bmi.n	2c60 <cbvprintf+0xc24>
    2c7a:	eba6 060b 	sub.w	r6, r6, fp
    2c7e:	e7c4      	b.n	2c0a <cbvprintf+0xbce>
				OUTC('0');
    2c80:	9903      	ldr	r1, [sp, #12]
    2c82:	2030      	movs	r0, #48	; 0x30
    2c84:	47d0      	blx	sl
    2c86:	2800      	cmp	r0, #0
    2c88:	f6ff af6c 	blt.w	2b64 <cbvprintf+0xb28>
    2c8c:	3601      	adds	r6, #1
    2c8e:	e7bf      	b.n	2c10 <cbvprintf+0xbd4>
			if (conv->altform_0c | conv->altform_0) {
    2c90:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    2c94:	06da      	lsls	r2, r3, #27
    2c96:	d401      	bmi.n	2c9c <cbvprintf+0xc60>
    2c98:	071b      	lsls	r3, r3, #28
    2c9a:	d506      	bpl.n	2caa <cbvprintf+0xc6e>
				OUTC('0');
    2c9c:	9903      	ldr	r1, [sp, #12]
    2c9e:	2030      	movs	r0, #48	; 0x30
    2ca0:	47d0      	blx	sl
    2ca2:	2800      	cmp	r0, #0
    2ca4:	f6ff af5e 	blt.w	2b64 <cbvprintf+0xb28>
    2ca8:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    2caa:	9b05      	ldr	r3, [sp, #20]
    2cac:	b13b      	cbz	r3, 2cbe <cbvprintf+0xc82>
				OUTC(conv->specifier);
    2cae:	9903      	ldr	r1, [sp, #12]
    2cb0:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
    2cb4:	47d0      	blx	sl
    2cb6:	2800      	cmp	r0, #0
    2cb8:	f6ff af54 	blt.w	2b64 <cbvprintf+0xb28>
    2cbc:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    2cbe:	44a8      	add	r8, r5
    2cc0:	e006      	b.n	2cd0 <cbvprintf+0xc94>
				OUTC('0');
    2cc2:	9903      	ldr	r1, [sp, #12]
    2cc4:	2030      	movs	r0, #48	; 0x30
    2cc6:	47d0      	blx	sl
    2cc8:	2800      	cmp	r0, #0
    2cca:	f6ff af4b 	blt.w	2b64 <cbvprintf+0xb28>
    2cce:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    2cd0:	eba8 0305 	sub.w	r3, r8, r5
    2cd4:	2b00      	cmp	r3, #0
    2cd6:	dcf4      	bgt.n	2cc2 <cbvprintf+0xc86>
			OUTS(bps, bpe);
    2cd8:	9903      	ldr	r1, [sp, #12]
    2cda:	463b      	mov	r3, r7
    2cdc:	4632      	mov	r2, r6
    2cde:	4650      	mov	r0, sl
    2ce0:	f006 fb14 	bl	930c <outs>
    2ce4:	2800      	cmp	r0, #0
    2ce6:	f6ff af3d 	blt.w	2b64 <cbvprintf+0xb28>
    2cea:	4428      	add	r0, r5
    2cec:	e79c      	b.n	2c28 <cbvprintf+0xbec>
			OUTC(' ');
    2cee:	9903      	ldr	r1, [sp, #12]
    2cf0:	2020      	movs	r0, #32
    2cf2:	47d0      	blx	sl
    2cf4:	2800      	cmp	r0, #0
    2cf6:	f6ff af35 	blt.w	2b64 <cbvprintf+0xb28>
    2cfa:	3501      	adds	r5, #1
		while (width > 0) {
    2cfc:	1b73      	subs	r3, r6, r5
    2cfe:	2b00      	cmp	r3, #0
    2d00:	dcf5      	bgt.n	2cee <cbvprintf+0xcb2>
    2d02:	f7ff bbdc 	b.w	24be <cbvprintf+0x482>
			decexp = 0;
    2d06:	4616      	mov	r6, r2
    2d08:	e6bd      	b.n	2a86 <cbvprintf+0xa4a>
		if (*buf++ != '0') {
    2d0a:	f10d 085d 	add.w	r8, sp, #93	; 0x5d
	while (precision > 0 && digit_count > 0) {
    2d0e:	e6ba      	b.n	2a86 <cbvprintf+0xa4a>
    2d10:	0000a5a2 	.word	0x0000a5a2
    2d14:	0000ba49 	.word	0x0000ba49

00002d18 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    2d18:	b508      	push	{r3, lr}
	__asm__ volatile(
    2d1a:	f04f 0220 	mov.w	r2, #32
    2d1e:	f3ef 8311 	mrs	r3, BASEPRI
    2d22:	f382 8812 	msr	BASEPRI_MAX, r2
    2d26:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    2d2a:	f001 fd4d 	bl	47c8 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    2d2e:	4803      	ldr	r0, [pc, #12]	; (2d3c <sys_reboot+0x24>)
    2d30:	f006 fa25 	bl	917e <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    2d34:	f000 fe62 	bl	39fc <arch_cpu_idle>
    2d38:	e7fc      	b.n	2d34 <sys_reboot+0x1c>
    2d3a:	bf00      	nop
    2d3c:	0000a5a3 	.word	0x0000a5a3

00002d40 <msg_process>:

	return (level <= backend_level);
}

static void msg_process(union log_msgs msg, bool bypass)
{
    2d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2d42:	4606      	mov	r6, r0
	struct log_backend const *backend;

	if (!bypass) {
    2d44:	460c      	mov	r4, r1
    2d46:	b929      	cbnz	r1, 2d54 <msg_process+0x14>
 *
 * @return Number of backends.
 */
static inline int log_backend_count_get(void)
{
	return __log_backends_end - __log_backends_start;
    2d48:	4d0e      	ldr	r5, [pc, #56]	; (2d84 <msg_process+0x44>)
    2d4a:	4b0f      	ldr	r3, [pc, #60]	; (2d88 <msg_process+0x48>)
    2d4c:	1b5b      	subs	r3, r3, r5
    2d4e:	111f      	asrs	r7, r3, #4
		    IS_ENABLED(CONFIG_LOG_DETECT_MISSED_STRDUP) &&
		    !panic_mode) {
			detect_missed_strdup(msg.msg);
		}

		for (int i = 0; i < log_backend_count_get(); i++) {
    2d50:	42bc      	cmp	r4, r7
    2d52:	db00      	blt.n	2d56 <msg_process+0x16>
	if (IS_ENABLED(CONFIG_LOG2_DEFERRED)) {
		z_log_msg2_free(msg.msg2);
	} else if (IS_ENABLED(CONFIG_LOG1_DEFERRED)) {
		log_msg_put(msg.msg);
	}
}
    2d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    2d56:	686b      	ldr	r3, [r5, #4]
			if (log_backend_is_active(backend) &&
    2d58:	795b      	ldrb	r3, [r3, #5]
    2d5a:	b17b      	cbz	r3, 2d7c <msg_process+0x3c>
	__ASSERT_NO_MSG(msg != NULL);
    2d5c:	b94e      	cbnz	r6, 2d72 <msg_process+0x32>
    2d5e:	490b      	ldr	r1, [pc, #44]	; (2d8c <msg_process+0x4c>)
    2d60:	480b      	ldr	r0, [pc, #44]	; (2d90 <msg_process+0x50>)
    2d62:	4a0c      	ldr	r2, [pc, #48]	; (2d94 <msg_process+0x54>)
    2d64:	2386      	movs	r3, #134	; 0x86
    2d66:	f006 faef 	bl	9348 <assert_print>
    2d6a:	480a      	ldr	r0, [pc, #40]	; (2d94 <msg_process+0x54>)
    2d6c:	2186      	movs	r1, #134	; 0x86
    2d6e:	f006 fae4 	bl	933a <assert_post_action>
	backend->api->process(backend, msg);
    2d72:	682b      	ldr	r3, [r5, #0]
    2d74:	4631      	mov	r1, r6
    2d76:	681b      	ldr	r3, [r3, #0]
    2d78:	4628      	mov	r0, r5
    2d7a:	4798      	blx	r3
		for (int i = 0; i < log_backend_count_get(); i++) {
    2d7c:	3401      	adds	r4, #1
    2d7e:	3510      	adds	r5, #16
    2d80:	e7e6      	b.n	2d50 <msg_process+0x10>
    2d82:	bf00      	nop
    2d84:	00009e48 	.word	0x00009e48
    2d88:	00009e68 	.word	0x00009e68
    2d8c:	0000a604 	.word	0x0000a604
    2d90:	0000a246 	.word	0x0000a246
    2d94:	0000a5cc 	.word	0x0000a5cc

00002d98 <log_format_func_t_get>:
}
    2d98:	4b01      	ldr	r3, [pc, #4]	; (2da0 <log_format_func_t_get+0x8>)
    2d9a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    2d9e:	4770      	bx	lr
    2da0:	00009f08 	.word	0x00009f08

00002da4 <log_core_init>:
	panic_mode = false;
    2da4:	4a05      	ldr	r2, [pc, #20]	; (2dbc <log_core_init+0x18>)
    2da6:	2300      	movs	r3, #0
    2da8:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    2daa:	4a05      	ldr	r2, [pc, #20]	; (2dc0 <log_core_init+0x1c>)
    2dac:	6013      	str	r3, [r2, #0]
	timestamp_func = timestamp_getter;
    2dae:	4b05      	ldr	r3, [pc, #20]	; (2dc4 <log_core_init+0x20>)
    2db0:	4a05      	ldr	r2, [pc, #20]	; (2dc8 <log_core_init+0x24>)
    2db2:	601a      	str	r2, [r3, #0]
	log_output_timestamp_freq_set(freq);
    2db4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    2db8:	f000 ba96 	b.w	32e8 <log_output_timestamp_freq_set>
    2dbc:	20000f11 	.word	0x20000f11
    2dc0:	200005f8 	.word	0x200005f8
    2dc4:	20000004 	.word	0x20000004
    2dc8:	00009365 	.word	0x00009365

00002dcc <log_init>:
{
    2dcc:	b570      	push	{r4, r5, r6, lr}
	return __log_backends_end - __log_backends_start;
    2dce:	4b19      	ldr	r3, [pc, #100]	; (2e34 <log_init+0x68>)
    2dd0:	4c19      	ldr	r4, [pc, #100]	; (2e38 <log_init+0x6c>)
    2dd2:	1ae4      	subs	r4, r4, r3
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    2dd4:	2c90      	cmp	r4, #144	; 0x90
    2dd6:	d90b      	bls.n	2df0 <log_init+0x24>
    2dd8:	4918      	ldr	r1, [pc, #96]	; (2e3c <log_init+0x70>)
    2dda:	4819      	ldr	r0, [pc, #100]	; (2e40 <log_init+0x74>)
    2ddc:	4a19      	ldr	r2, [pc, #100]	; (2e44 <log_init+0x78>)
    2dde:	f240 2373 	movw	r3, #627	; 0x273
    2de2:	f006 fab1 	bl	9348 <assert_print>
    2de6:	4817      	ldr	r0, [pc, #92]	; (2e44 <log_init+0x78>)
    2de8:	f240 2173 	movw	r1, #627	; 0x273
    2dec:	f006 faa5 	bl	933a <assert_post_action>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    2df0:	f3bf 8f5b 	dmb	ish
    2df4:	4b14      	ldr	r3, [pc, #80]	; (2e48 <log_init+0x7c>)
    2df6:	e853 6f00 	ldrex	r6, [r3]
    2dfa:	1c72      	adds	r2, r6, #1
    2dfc:	e843 2100 	strex	r1, r2, [r3]
    2e00:	2900      	cmp	r1, #0
    2e02:	d1f8      	bne.n	2df6 <log_init+0x2a>
    2e04:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
    2e08:	b91e      	cbnz	r6, 2e12 <log_init+0x46>
    2e0a:	1125      	asrs	r5, r4, #4
    2e0c:	4c09      	ldr	r4, [pc, #36]	; (2e34 <log_init+0x68>)
	for (i = 0; i < log_backend_count_get(); i++) {
    2e0e:	42ae      	cmp	r6, r5
    2e10:	db00      	blt.n	2e14 <log_init+0x48>
}
    2e12:	bd70      	pop	{r4, r5, r6, pc}
		if (backend->autostart) {
    2e14:	7b23      	ldrb	r3, [r4, #12]
    2e16:	b153      	cbz	r3, 2e2e <log_init+0x62>
			if (backend->api->init != NULL) {
    2e18:	6823      	ldr	r3, [r4, #0]
    2e1a:	699b      	ldr	r3, [r3, #24]
    2e1c:	b10b      	cbz	r3, 2e22 <log_init+0x56>
				backend->api->init(backend);
    2e1e:	4620      	mov	r0, r4
    2e20:	4798      	blx	r3
			log_backend_enable(backend,
    2e22:	6863      	ldr	r3, [r4, #4]
    2e24:	2204      	movs	r2, #4
    2e26:	6819      	ldr	r1, [r3, #0]
    2e28:	4620      	mov	r0, r4
    2e2a:	f000 f86f 	bl	2f0c <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    2e2e:	3601      	adds	r6, #1
    2e30:	3410      	adds	r4, #16
    2e32:	e7ec      	b.n	2e0e <log_init+0x42>
    2e34:	00009e48 	.word	0x00009e48
    2e38:	00009e68 	.word	0x00009e68
    2e3c:	0000a65c 	.word	0x0000a65c
    2e40:	0000a246 	.word	0x0000a246
    2e44:	0000a617 	.word	0x0000a617
    2e48:	20000600 	.word	0x20000600

00002e4c <z_impl_log_panic>:
{
    2e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (panic_mode) {
    2e4e:	4f0c      	ldr	r7, [pc, #48]	; (2e80 <z_impl_log_panic+0x34>)
    2e50:	783d      	ldrb	r5, [r7, #0]
    2e52:	b94d      	cbnz	r5, 2e68 <z_impl_log_panic+0x1c>
    2e54:	4c0b      	ldr	r4, [pc, #44]	; (2e84 <z_impl_log_panic+0x38>)
    2e56:	4e0c      	ldr	r6, [pc, #48]	; (2e88 <z_impl_log_panic+0x3c>)
	log_init();
    2e58:	f7ff ffb8 	bl	2dcc <log_init>
    2e5c:	1b36      	subs	r6, r6, r4
    2e5e:	1136      	asrs	r6, r6, #4
	for (int i = 0; i < log_backend_count_get(); i++) {
    2e60:	42b5      	cmp	r5, r6
    2e62:	db02      	blt.n	2e6a <z_impl_log_panic+0x1e>
	panic_mode = true;
    2e64:	2301      	movs	r3, #1
    2e66:	703b      	strb	r3, [r7, #0]
}
    2e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return backend->cb->active;
    2e6a:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    2e6c:	795b      	ldrb	r3, [r3, #5]
    2e6e:	b11b      	cbz	r3, 2e78 <z_impl_log_panic+0x2c>
	backend->api->panic(backend);
    2e70:	6823      	ldr	r3, [r4, #0]
    2e72:	4620      	mov	r0, r4
    2e74:	695b      	ldr	r3, [r3, #20]
    2e76:	4798      	blx	r3
	for (int i = 0; i < log_backend_count_get(); i++) {
    2e78:	3501      	adds	r5, #1
    2e7a:	3410      	adds	r4, #16
    2e7c:	e7f0      	b.n	2e60 <z_impl_log_panic+0x14>
    2e7e:	bf00      	nop
    2e80:	20000f11 	.word	0x20000f11
    2e84:	00009e48 	.word	0x00009e48
    2e88:	00009e68 	.word	0x00009e68

00002e8c <z_log_notify_backend_enabled>:
	 */
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
		k_sem_give(&log_process_thread_sem);
	}

	backend_attached = true;
    2e8c:	4b01      	ldr	r3, [pc, #4]	; (2e94 <z_log_notify_backend_enabled+0x8>)
    2e8e:	2201      	movs	r2, #1
    2e90:	701a      	strb	r2, [r3, #0]
}
    2e92:	4770      	bx	lr
    2e94:	20000f10 	.word	0x20000f10

00002e98 <z_log_dropped>:
    2e98:	4b0c      	ldr	r3, [pc, #48]	; (2ecc <z_log_dropped+0x34>)
    2e9a:	f3bf 8f5b 	dmb	ish
    2e9e:	e853 1f00 	ldrex	r1, [r3]
    2ea2:	3101      	adds	r1, #1
    2ea4:	e843 1200 	strex	r2, r1, [r3]
    2ea8:	2a00      	cmp	r2, #0
    2eaa:	d1f8      	bne.n	2e9e <z_log_dropped+0x6>
    2eac:	f3bf 8f5b 	dmb	ish
#endif

void z_log_dropped(bool buffered)
{
	atomic_inc(&dropped_cnt);
	if (buffered) {
    2eb0:	b158      	cbz	r0, 2eca <z_log_dropped+0x32>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    2eb2:	f3bf 8f5b 	dmb	ish
    2eb6:	4b06      	ldr	r3, [pc, #24]	; (2ed0 <z_log_dropped+0x38>)
    2eb8:	e853 1f00 	ldrex	r1, [r3]
    2ebc:	3901      	subs	r1, #1
    2ebe:	e843 1200 	strex	r2, r1, [r3]
    2ec2:	2a00      	cmp	r2, #0
    2ec4:	d1f8      	bne.n	2eb8 <z_log_dropped+0x20>
    2ec6:	f3bf 8f5b 	dmb	ish
		atomic_dec(&buffered_cnt);
	}
}
    2eca:	4770      	bx	lr
    2ecc:	200005f8 	.word	0x200005f8
    2ed0:	200005fc 	.word	0x200005fc

00002ed4 <z_log_msg2_commit>:
				K_MSEC(CONFIG_LOG_BLOCK_IN_THREAD_TIMEOUT_MS));
}

void z_log_msg2_commit(struct log_msg2 *msg)
{
	msg->hdr.timestamp = timestamp_func();
    2ed4:	4b05      	ldr	r3, [pc, #20]	; (2eec <z_log_msg2_commit+0x18>)
{
    2ed6:	b510      	push	{r4, lr}
	msg->hdr.timestamp = timestamp_func();
    2ed8:	681b      	ldr	r3, [r3, #0]
{
    2eda:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    2edc:	4798      	blx	r3
	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		union log_msgs msgs = {
			.msg2 = (union log_msg2_generic *)msg
		};

		msg_process(msgs, false);
    2ede:	2100      	movs	r1, #0
	msg->hdr.timestamp = timestamp_func();
    2ee0:	60a0      	str	r0, [r4, #8]
		msg_process(msgs, false);
    2ee2:	4620      	mov	r0, r4
		return;
	}

	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
	z_log_msg_post_finalize();
}
    2ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		msg_process(msgs, false);
    2ee8:	f7ff bf2a 	b.w	2d40 <msg_process>
    2eec:	20000004 	.word	0x20000004

00002ef0 <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    2ef0:	4a04      	ldr	r2, [pc, #16]	; (2f04 <log_source_name_get+0x14>)
    2ef2:	4b05      	ldr	r3, [pc, #20]	; (2f08 <log_source_name_get+0x18>)
    2ef4:	1a9b      	subs	r3, r3, r2
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    2ef6:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
	return __log_const_start[source_id].name;
    2efa:	bf34      	ite	cc
    2efc:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    2f00:	2000      	movcs	r0, #0
}
    2f02:	4770      	bx	lr
    2f04:	00009e00 	.word	0x00009e00
    2f08:	00009e48 	.word	0x00009e48

00002f0c <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
    2f0c:	b570      	push	{r4, r5, r6, lr}
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    2f0e:	4c10      	ldr	r4, [pc, #64]	; (2f50 <log_backend_enable+0x44>)

	if (!IS_ENABLED(CONFIG_LOG1)) {
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    2f10:	6803      	ldr	r3, [r0, #0]
	id += backend - log_backend_get(0);
    2f12:	1b04      	subs	r4, r0, r4
    2f14:	1124      	asrs	r4, r4, #4
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    2f16:	681b      	ldr	r3, [r3, #0]
	id += backend - log_backend_get(0);
    2f18:	3401      	adds	r4, #1
{
    2f1a:	4605      	mov	r5, r0
    2f1c:	460e      	mov	r6, r1
	}

	log_backend_id_set(backend, id);
    2f1e:	b2e4      	uxtb	r4, r4
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    2f20:	b963      	cbnz	r3, 2f3c <log_backend_enable+0x30>
    2f22:	490c      	ldr	r1, [pc, #48]	; (2f54 <log_backend_enable+0x48>)
    2f24:	4a0c      	ldr	r2, [pc, #48]	; (2f58 <log_backend_enable+0x4c>)
    2f26:	480d      	ldr	r0, [pc, #52]	; (2f5c <log_backend_enable+0x50>)
    2f28:	23bb      	movs	r3, #187	; 0xbb
    2f2a:	f006 fa0d 	bl	9348 <assert_print>
    2f2e:	480c      	ldr	r0, [pc, #48]	; (2f60 <log_backend_enable+0x54>)
    2f30:	f006 fa0a 	bl	9348 <assert_print>
    2f34:	4808      	ldr	r0, [pc, #32]	; (2f58 <log_backend_enable+0x4c>)
    2f36:	21bb      	movs	r1, #187	; 0xbb
    2f38:	f006 f9ff 	bl	933a <assert_post_action>
	backend->cb->id = id;
    2f3c:	686b      	ldr	r3, [r5, #4]
    2f3e:	711c      	strb	r4, [r3, #4]
	backend->cb->ctx = ctx;
    2f40:	686b      	ldr	r3, [r5, #4]
	backend->cb->active = true;
    2f42:	2201      	movs	r2, #1
	backend->cb->ctx = ctx;
    2f44:	601e      	str	r6, [r3, #0]
	backend->cb->active = true;
    2f46:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    2f48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_notify_backend_enabled();
    2f4c:	f7ff bf9e 	b.w	2e8c <z_log_notify_backend_enabled>
    2f50:	00009e48 	.word	0x00009e48
    2f54:	0000a6dc 	.word	0x0000a6dc
    2f58:	0000a684 	.word	0x0000a684
    2f5c:	0000a246 	.word	0x0000a246
    2f60:	0000a6f2 	.word	0x0000a6f2

00002f64 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    2f64:	b40e      	push	{r1, r2, r3}
    2f66:	b503      	push	{r0, r1, lr}
    2f68:	ab03      	add	r3, sp, #12
    2f6a:	4601      	mov	r1, r0
    2f6c:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    2f70:	4804      	ldr	r0, [pc, #16]	; (2f84 <print_formatted+0x20>)
	va_start(args, fmt);
    2f72:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    2f74:	f7ff f862 	bl	203c <cbvprintf>
	va_end(args);

	return length;
}
    2f78:	b002      	add	sp, #8
    2f7a:	f85d eb04 	ldr.w	lr, [sp], #4
    2f7e:	b003      	add	sp, #12
    2f80:	4770      	bx	lr
    2f82:	bf00      	nop
    2f84:	00009397 	.word	0x00009397

00002f88 <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, log_timestamp_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
    2f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f8c:	b087      	sub	sp, #28
    2f8e:	461c      	mov	r4, r3
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    2f90:	f001 0301 	and.w	r3, r1, #1
{
    2f94:	9205      	str	r2, [sp, #20]
    2f96:	f89d 9040 	ldrb.w	r9, [sp, #64]	; 0x40
    2f9a:	f9bd a048 	ldrsh.w	sl, [sp, #72]	; 0x48
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    2f9e:	9304      	str	r3, [sp, #16]
{
    2fa0:	4607      	mov	r7, r0
    2fa2:	4688      	mov	r8, r1
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    2fa4:	f001 0b02 	and.w	fp, r1, #2
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    2fa8:	f001 0608 	and.w	r6, r1, #8
	const char *tag = z_log_get_tag();
    2fac:	f006 f9f1 	bl	9392 <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
    2fb0:	4602      	mov	r2, r0
    2fb2:	2800      	cmp	r0, #0
    2fb4:	d040      	beq.n	3038 <prefix_print+0xb0>
		length += print_formatted(output, "%s ", tag);
    2fb6:	4937      	ldr	r1, [pc, #220]	; (3094 <prefix_print+0x10c>)
    2fb8:	4638      	mov	r0, r7
    2fba:	f7ff ffd3 	bl	2f64 <print_formatted>
    2fbe:	4605      	mov	r5, r0
	}

	if (stamp) {
    2fc0:	f1bb 0f00 	cmp.w	fp, #0
    2fc4:	d008      	beq.n	2fd8 <prefix_print+0x50>
	if (!format) {
    2fc6:	f018 0f44 	tst.w	r8, #68	; 0x44
    2fca:	d137      	bne.n	303c <prefix_print+0xb4>
		length = print_formatted(output, "[%08lu] ", timestamp);
    2fcc:	4932      	ldr	r1, [pc, #200]	; (3098 <prefix_print+0x110>)
    2fce:	4622      	mov	r2, r4
    2fd0:	4638      	mov	r0, r7
    2fd2:	f7ff ffc7 	bl	2f64 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    2fd6:	4405      	add	r5, r0
	if (color) {
    2fd8:	9b04      	ldr	r3, [sp, #16]
    2fda:	b153      	cbz	r3, 2ff2 <prefix_print+0x6a>
		const char *log_color = start && (colors[level] != NULL) ?
    2fdc:	4b2f      	ldr	r3, [pc, #188]	; (309c <prefix_print+0x114>)
		print_formatted(output, "%s", log_color);
    2fde:	4930      	ldr	r1, [pc, #192]	; (30a0 <prefix_print+0x118>)
		const char *log_color = start && (colors[level] != NULL) ?
    2fe0:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
		print_formatted(output, "%s", log_color);
    2fe4:	4b2f      	ldr	r3, [pc, #188]	; (30a4 <prefix_print+0x11c>)
    2fe6:	4638      	mov	r0, r7
    2fe8:	2a00      	cmp	r2, #0
    2fea:	bf08      	it	eq
    2fec:	461a      	moveq	r2, r3
    2fee:	f7ff ffb9 	bl	2f64 <print_formatted>
	if (level_on) {
    2ff2:	b13e      	cbz	r6, 3004 <prefix_print+0x7c>
		total += print_formatted(output, "<%s> ", severity[level]);
    2ff4:	4b2c      	ldr	r3, [pc, #176]	; (30a8 <prefix_print+0x120>)
    2ff6:	492d      	ldr	r1, [pc, #180]	; (30ac <prefix_print+0x124>)
    2ff8:	f853 2029 	ldr.w	r2, [r3, r9, lsl #2]
    2ffc:	4638      	mov	r0, r7
    2ffe:	f7ff ffb1 	bl	2f64 <print_formatted>
    3002:	4606      	mov	r6, r0
	if (source_id >= 0) {
    3004:	f1ba 0f00 	cmp.w	sl, #0
    3008:	db12      	blt.n	3030 <prefix_print+0xa8>
		total += print_formatted(output,
    300a:	9b05      	ldr	r3, [sp, #20]
    300c:	4c28      	ldr	r4, [pc, #160]	; (30b0 <prefix_print+0x128>)
    300e:	b123      	cbz	r3, 301a <prefix_print+0x92>
    3010:	4b28      	ldr	r3, [pc, #160]	; (30b4 <prefix_print+0x12c>)
    3012:	f1b9 0f04 	cmp.w	r9, #4
    3016:	bf08      	it	eq
    3018:	461c      	moveq	r4, r3
    301a:	4651      	mov	r1, sl
    301c:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
    3020:	f7ff ff66 	bl	2ef0 <log_source_name_get>
    3024:	4621      	mov	r1, r4
    3026:	4602      	mov	r2, r0
    3028:	4638      	mov	r0, r7
    302a:	f7ff ff9b 	bl	2f64 <print_formatted>
    302e:	4406      	add	r6, r0
	length += ids_print(output, level_on, func_on,
			domain_id, source_id, level);


	return length;
}
    3030:	1970      	adds	r0, r6, r5
    3032:	b007      	add	sp, #28
    3034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
    3038:	4605      	mov	r5, r0
    303a:	e7c1      	b.n	2fc0 <prefix_print+0x38>
	} else if (freq != 0U) {
    303c:	4b1e      	ldr	r3, [pc, #120]	; (30b8 <prefix_print+0x130>)
    303e:	6818      	ldr	r0, [r3, #0]
    3040:	2800      	cmp	r0, #0
    3042:	d0c8      	beq.n	2fd6 <prefix_print+0x4e>
		timestamp /= timestamp_div;
    3044:	4b1d      	ldr	r3, [pc, #116]	; (30bc <prefix_print+0x134>)
		ms = (remainder * 1000U) / freq;
    3046:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
		timestamp /= timestamp_div;
    304a:	681b      	ldr	r3, [r3, #0]
    304c:	fbb4 f4f3 	udiv	r4, r4, r3
		total_seconds = timestamp / freq;
    3050:	f44f 6161 	mov.w	r1, #3600	; 0xe10
    3054:	fbb4 f3f0 	udiv	r3, r4, r0
		remainder = timestamp % freq;
    3058:	fb00 4413 	mls	r4, r0, r3, r4
		ms = (remainder * 1000U) / freq;
    305c:	fb08 f404 	mul.w	r4, r8, r4
		mins = seconds / 60U;
    3060:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    3064:	fbb3 f2f1 	udiv	r2, r3, r1
    3068:	fb01 3112 	mls	r1, r1, r2, r3
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    306c:	fbb4 fef0 	udiv	lr, r4, r0
		mins = seconds / 60U;
    3070:	fbb1 f3fc 	udiv	r3, r1, ip
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    3074:	fb00 441e 	mls	r4, r0, lr, r4
				length = print_formatted(output,
    3078:	fb0c 1113 	mls	r1, ip, r3, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    307c:	fb08 f404 	mul.w	r4, r8, r4
				length = print_formatted(output,
    3080:	9100      	str	r1, [sp, #0]
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    3082:	fbb4 f4f0 	udiv	r4, r4, r0
				length = print_formatted(output,
    3086:	490e      	ldr	r1, [pc, #56]	; (30c0 <prefix_print+0x138>)
    3088:	e9cd e401 	strd	lr, r4, [sp, #4]
    308c:	4638      	mov	r0, r7
    308e:	f7ff ff69 	bl	2f64 <print_formatted>
    3092:	e7a0      	b.n	2fd6 <prefix_print+0x4e>
    3094:	0000a722 	.word	0x0000a722
    3098:	0000a726 	.word	0x0000a726
    309c:	00009f14 	.word	0x00009f14
    30a0:	0000a74b 	.word	0x0000a74b
    30a4:	0000a714 	.word	0x0000a714
    30a8:	00009f28 	.word	0x00009f28
    30ac:	0000a74e 	.word	0x0000a74e
    30b0:	0000a71d 	.word	0x0000a71d
    30b4:	0000a719 	.word	0x0000a719
    30b8:	20000608 	.word	0x20000608
    30bc:	20000604 	.word	0x20000604
    30c0:	0000a72f 	.word	0x0000a72f

000030c4 <newline_print>:
	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    30c4:	06ca      	lsls	r2, r1, #27
    30c6:	d405      	bmi.n	30d4 <newline_print+0x10>
	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    30c8:	068b      	lsls	r3, r1, #26
		print_formatted(ctx, "\n");
    30ca:	bf4c      	ite	mi
    30cc:	4902      	ldrmi	r1, [pc, #8]	; (30d8 <newline_print+0x14>)
		print_formatted(ctx, "\r\n");
    30ce:	4903      	ldrpl	r1, [pc, #12]	; (30dc <newline_print+0x18>)
    30d0:	f7ff bf48 	b.w	2f64 <print_formatted>
}
    30d4:	4770      	bx	lr
    30d6:	bf00      	nop
    30d8:	0000b7e3 	.word	0x0000b7e3
    30dc:	0000a754 	.word	0x0000a754

000030e0 <hexdump_line_print>:
{
    30e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    30e4:	460f      	mov	r7, r1
	newline_print(output, flags);
    30e6:	9908      	ldr	r1, [sp, #32]
		print_formatted(output, " ");
    30e8:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 31a4 <hexdump_line_print+0xc4>
{
    30ec:	4604      	mov	r4, r0
    30ee:	4616      	mov	r6, r2
    30f0:	461d      	mov	r5, r3
	newline_print(output, flags);
    30f2:	f7ff ffe7 	bl	30c4 <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
    30f6:	f04f 0800 	mov.w	r8, #0
    30fa:	45a8      	cmp	r8, r5
    30fc:	db28      	blt.n	3150 <hexdump_line_print+0x70>
		if (i < length) {
    30fe:	b376      	cbz	r6, 315e <hexdump_line_print+0x7e>
			print_formatted(output, "%02x ", data[i]);
    3100:	783a      	ldrb	r2, [r7, #0]
    3102:	4929      	ldr	r1, [pc, #164]	; (31a8 <hexdump_line_print+0xc8>)
    3104:	4620      	mov	r0, r4
    3106:	f7ff ff2d 	bl	2f64 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    310a:	2501      	movs	r5, #1
		if (i > 0 && !(i % 8)) {
    310c:	076a      	lsls	r2, r5, #29
    310e:	d103      	bne.n	3118 <hexdump_line_print+0x38>
			print_formatted(output, " ");
    3110:	4924      	ldr	r1, [pc, #144]	; (31a4 <hexdump_line_print+0xc4>)
    3112:	4620      	mov	r0, r4
    3114:	f7ff ff26 	bl	2f64 <print_formatted>
		if (i < length) {
    3118:	42b5      	cmp	r5, r6
    311a:	d225      	bcs.n	3168 <hexdump_line_print+0x88>
			print_formatted(output, "%02x ", data[i]);
    311c:	5d7a      	ldrb	r2, [r7, r5]
    311e:	4922      	ldr	r1, [pc, #136]	; (31a8 <hexdump_line_print+0xc8>)
    3120:	4620      	mov	r0, r4
    3122:	f7ff ff1f 	bl	2f64 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    3126:	3501      	adds	r5, #1
    3128:	2d10      	cmp	r5, #16
    312a:	d1ef      	bne.n	310c <hexdump_line_print+0x2c>
	print_formatted(output, "|");
    312c:	491f      	ldr	r1, [pc, #124]	; (31ac <hexdump_line_print+0xcc>)
    312e:	4620      	mov	r0, r4
    3130:	f7ff ff18 	bl	2f64 <print_formatted>
		if (i < length) {
    3134:	b9ee      	cbnz	r6, 3172 <hexdump_line_print+0x92>
			print_formatted(output, " ");
    3136:	491b      	ldr	r1, [pc, #108]	; (31a4 <hexdump_line_print+0xc4>)
    3138:	4620      	mov	r0, r4
    313a:	f7ff ff13 	bl	2f64 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    313e:	2501      	movs	r5, #1
		if (i < length) {
    3140:	42b5      	cmp	r5, r6
    3142:	462b      	mov	r3, r5
    3144:	d317      	bcc.n	3176 <hexdump_line_print+0x96>
			print_formatted(output, " ");
    3146:	4917      	ldr	r1, [pc, #92]	; (31a4 <hexdump_line_print+0xc4>)
    3148:	4620      	mov	r0, r4
    314a:	f7ff ff0b 	bl	2f64 <print_formatted>
    314e:	e01d      	b.n	318c <hexdump_line_print+0xac>
		print_formatted(output, " ");
    3150:	4649      	mov	r1, r9
    3152:	4620      	mov	r0, r4
    3154:	f7ff ff06 	bl	2f64 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    3158:	f108 0801 	add.w	r8, r8, #1
    315c:	e7cd      	b.n	30fa <hexdump_line_print+0x1a>
			print_formatted(output, "   ");
    315e:	4914      	ldr	r1, [pc, #80]	; (31b0 <hexdump_line_print+0xd0>)
    3160:	4620      	mov	r0, r4
    3162:	f7ff feff 	bl	2f64 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    3166:	2501      	movs	r5, #1
			print_formatted(output, "   ");
    3168:	4911      	ldr	r1, [pc, #68]	; (31b0 <hexdump_line_print+0xd0>)
    316a:	4620      	mov	r0, r4
    316c:	f7ff fefa 	bl	2f64 <print_formatted>
    3170:	e7d9      	b.n	3126 <hexdump_line_print+0x46>
		if (i < length) {
    3172:	2500      	movs	r5, #0
    3174:	462b      	mov	r3, r5
			char c = (char)data[i];
    3176:	5cfa      	ldrb	r2, [r7, r3]
			      isprint((int)c) ? c : '.');
    3178:	4b0e      	ldr	r3, [pc, #56]	; (31b4 <hexdump_line_print+0xd4>)
			print_formatted(output, "%c",
    317a:	490f      	ldr	r1, [pc, #60]	; (31b8 <hexdump_line_print+0xd8>)
    317c:	5c9b      	ldrb	r3, [r3, r2]
    317e:	f013 0f97 	tst.w	r3, #151	; 0x97
    3182:	bf08      	it	eq
    3184:	222e      	moveq	r2, #46	; 0x2e
    3186:	4620      	mov	r0, r4
    3188:	f7ff feec 	bl	2f64 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    318c:	3501      	adds	r5, #1
    318e:	2d10      	cmp	r5, #16
    3190:	d006      	beq.n	31a0 <hexdump_line_print+0xc0>
		if (i > 0 && !(i % 8)) {
    3192:	076b      	lsls	r3, r5, #29
    3194:	d1d4      	bne.n	3140 <hexdump_line_print+0x60>
			print_formatted(output, " ");
    3196:	4903      	ldr	r1, [pc, #12]	; (31a4 <hexdump_line_print+0xc4>)
    3198:	4620      	mov	r0, r4
    319a:	f7ff fee3 	bl	2f64 <print_formatted>
    319e:	e7cf      	b.n	3140 <hexdump_line_print+0x60>
}
    31a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    31a4:	0000a75f 	.word	0x0000a75f
    31a8:	0000a757 	.word	0x0000a757
    31ac:	0000a761 	.word	0x0000a761
    31b0:	0000a75d 	.word	0x0000a75d
    31b4:	0000ba49 	.word	0x0000ba49
    31b8:	0000a763 	.word	0x0000a763

000031bc <postfix_print>:

static void postfix_print(const struct log_output *output,
			  uint32_t flags, uint8_t level)
{
    31bc:	b538      	push	{r3, r4, r5, lr}
	if (color) {
    31be:	07cb      	lsls	r3, r1, #31
{
    31c0:	4605      	mov	r5, r0
    31c2:	460c      	mov	r4, r1
	if (color) {
    31c4:	d503      	bpl.n	31ce <postfix_print+0x12>
		print_formatted(output, "%s", log_color);
    31c6:	4a05      	ldr	r2, [pc, #20]	; (31dc <postfix_print+0x20>)
    31c8:	4905      	ldr	r1, [pc, #20]	; (31e0 <postfix_print+0x24>)
    31ca:	f7ff fecb 	bl	2f64 <print_formatted>
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
			      level);
	newline_print(output, flags);
    31ce:	4621      	mov	r1, r4
    31d0:	4628      	mov	r0, r5
}
    31d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	newline_print(output, flags);
    31d6:	f7ff bf75 	b.w	30c4 <newline_print>
    31da:	bf00      	nop
    31dc:	0000a714 	.word	0x0000a714
    31e0:	0000a74b 	.word	0x0000a74b

000031e4 <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
    31e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg2_get_level(struct log_msg2 *msg)
{
	return msg->hdr.desc.level;
    31e8:	460e      	mov	r6, r1
    31ea:	4690      	mov	r8, r2
    31ec:	f836 2b10 	ldrh.w	r2, [r6], #16
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg2_get_timestamp(struct log_msg2 *msg)
{
	return msg->hdr.timestamp;
    31f0:	688b      	ldr	r3, [r1, #8]
	log_timestamp_t timestamp = log_msg2_get_timestamp(msg);
	uint8_t level = log_msg2_get_level(msg);
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;

	if (!raw_string) {
    31f2:	f412 7fe0 	tst.w	r2, #448	; 0x1c0
{
    31f6:	4607      	mov	r7, r0
    31f8:	460d      	mov	r5, r1
	return msg->hdr.desc.level;
    31fa:	f3c2 1982 	ubfx	r9, r2, #6, #3
	if (!raw_string) {
    31fe:	d023      	beq.n	3248 <log_output_msg2_process+0x64>
	return msg->hdr.desc.domain;
    3200:	780a      	ldrb	r2, [r1, #0]
	return msg->hdr.source;
    3202:	6848      	ldr	r0, [r1, #4]
	return msg->hdr.desc.domain;
    3204:	f3c2 02c2 	ubfx	r2, r2, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
    3208:	b1d8      	cbz	r0, 3242 <log_output_msg2_process+0x5e>
    320a:	4930      	ldr	r1, [pc, #192]	; (32cc <log_output_msg2_process+0xe8>)
    320c:	1a40      	subs	r0, r0, r1
    320e:	f340 00cf 	sbfx	r0, r0, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
    3212:	e9cd 2001 	strd	r2, r0, [sp, #4]
    3216:	f8cd 9000 	str.w	r9, [sp]
    321a:	2200      	movs	r2, #0
    321c:	4641      	mov	r1, r8
    321e:	4638      	mov	r0, r7
    3220:	f7ff feb2 	bl	2f88 <prefix_print>
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    3224:	682b      	ldr	r3, [r5, #0]
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
    3226:	f3c3 2349 	ubfx	r3, r3, #9, #10
		prefix_offset = prefix_print(output, flags, 0, timestamp,
    322a:	4682      	mov	sl, r0
	if (len) {
    322c:	b9b3      	cbnz	r3, 325c <log_output_msg2_process+0x78>
	*len = msg->hdr.desc.data_len;
    322e:	886c      	ldrh	r4, [r5, #2]
    3230:	f3c4 04cb 	ubfx	r4, r4, #3, #12
		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
    3234:	b9f4      	cbnz	r4, 3274 <log_output_msg2_process+0x90>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
		postfix_print(output, flags, level);
    3236:	464a      	mov	r2, r9
    3238:	4641      	mov	r1, r8
    323a:	4638      	mov	r0, r7
    323c:	f7ff ffbe 	bl	31bc <postfix_print>
    3240:	e02e      	b.n	32a0 <log_output_msg2_process+0xbc>
		int16_t source_id = source ?
    3242:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3246:	e7e4      	b.n	3212 <log_output_msg2_process+0x2e>
	*len = msg->hdr.desc.package_len;
    3248:	680b      	ldr	r3, [r1, #0]
	if (len) {
    324a:	f3c3 2349 	ubfx	r3, r3, #9, #10
    324e:	bb6b      	cbnz	r3, 32ac <log_output_msg2_process+0xc8>
	*len = msg->hdr.desc.data_len;
    3250:	884c      	ldrh	r4, [r1, #2]
    3252:	f3c4 04cb 	ubfx	r4, r4, #3, #12
	if (len) {
    3256:	b31c      	cbz	r4, 32a0 <log_output_msg2_process+0xbc>
		prefix_offset = 0;
    3258:	46ca      	mov	sl, r9
    325a:	e00b      	b.n	3274 <log_output_msg2_process+0x90>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
    325c:	481c      	ldr	r0, [pc, #112]	; (32d0 <log_output_msg2_process+0xec>)
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    325e:	491d      	ldr	r1, [pc, #116]	; (32d4 <log_output_msg2_process+0xf0>)
    3260:	4633      	mov	r3, r6
    3262:	463a      	mov	r2, r7
    3264:	f005 ff49 	bl	90fa <cbpprintf_external>
		__ASSERT_NO_MSG(err >= 0);
    3268:	2800      	cmp	r0, #0
    326a:	db22      	blt.n	32b2 <log_output_msg2_process+0xce>
    326c:	886c      	ldrh	r4, [r5, #2]
    326e:	f3c4 04cb 	ubfx	r4, r4, #3, #12
	if (len) {
    3272:	b194      	cbz	r4, 329a <log_output_msg2_process+0xb6>
	return msg->data + msg->hdr.desc.package_len;
    3274:	682b      	ldr	r3, [r5, #0]
    3276:	f3c3 2349 	ubfx	r3, r3, #9, #10
    327a:	441e      	add	r6, r3
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    327c:	2c10      	cmp	r4, #16
    327e:	4625      	mov	r5, r4
    3280:	bf28      	it	cs
    3282:	2510      	movcs	r5, #16
		hexdump_line_print(output, data, length,
    3284:	4631      	mov	r1, r6
    3286:	f8cd 8000 	str.w	r8, [sp]
    328a:	4653      	mov	r3, sl
    328c:	462a      	mov	r2, r5
    328e:	4638      	mov	r0, r7
    3290:	f7ff ff26 	bl	30e0 <hexdump_line_print>
	} while (len);
    3294:	1b64      	subs	r4, r4, r5
		data += length;
    3296:	442e      	add	r6, r5
	} while (len);
    3298:	d1f0      	bne.n	327c <log_output_msg2_process+0x98>
	if (!raw_string) {
    329a:	f1b9 0f00 	cmp.w	r9, #0
    329e:	d1ca      	bne.n	3236 <log_output_msg2_process+0x52>
	}

	log_output_flush(output);
    32a0:	4638      	mov	r0, r7
}
    32a2:	b004      	add	sp, #16
    32a4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	log_output_flush(output);
    32a8:	f006 b89d 	b.w	93e6 <log_output_flush>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
    32ac:	480a      	ldr	r0, [pc, #40]	; (32d8 <log_output_msg2_process+0xf4>)
		prefix_offset = 0;
    32ae:	46ca      	mov	sl, r9
    32b0:	e7d5      	b.n	325e <log_output_msg2_process+0x7a>
		__ASSERT_NO_MSG(err >= 0);
    32b2:	4a0a      	ldr	r2, [pc, #40]	; (32dc <log_output_msg2_process+0xf8>)
    32b4:	490a      	ldr	r1, [pc, #40]	; (32e0 <log_output_msg2_process+0xfc>)
    32b6:	480b      	ldr	r0, [pc, #44]	; (32e4 <log_output_msg2_process+0x100>)
    32b8:	f240 23b7 	movw	r3, #695	; 0x2b7
    32bc:	f006 f844 	bl	9348 <assert_print>
    32c0:	4806      	ldr	r0, [pc, #24]	; (32dc <log_output_msg2_process+0xf8>)
    32c2:	f240 21b7 	movw	r1, #695	; 0x2b7
    32c6:	f006 f838 	bl	933a <assert_post_action>
    32ca:	e7cf      	b.n	326c <log_output_msg2_process+0x88>
    32cc:	00009e00 	.word	0x00009e00
    32d0:	00009397 	.word	0x00009397
    32d4:	0000203d 	.word	0x0000203d
    32d8:	000093b3 	.word	0x000093b3
    32dc:	0000a766 	.word	0x0000a766
    32e0:	0000a7a4 	.word	0x0000a7a4
    32e4:	0000a246 	.word	0x0000a246

000032e8 <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    32e8:	4a07      	ldr	r2, [pc, #28]	; (3308 <log_output_timestamp_freq_set+0x20>)
    32ea:	2100      	movs	r1, #0
    32ec:	2301      	movs	r3, #1
    32ee:	4290      	cmp	r0, r2
    32f0:	d806      	bhi.n	3300 <log_output_timestamp_freq_set+0x18>
    32f2:	4a06      	ldr	r2, [pc, #24]	; (330c <log_output_timestamp_freq_set+0x24>)
    32f4:	b901      	cbnz	r1, 32f8 <log_output_timestamp_freq_set+0x10>
	timestamp_div = 1U;
    32f6:	2301      	movs	r3, #1
    32f8:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    32fa:	4b05      	ldr	r3, [pc, #20]	; (3310 <log_output_timestamp_freq_set+0x28>)
    32fc:	6018      	str	r0, [r3, #0]
}
    32fe:	4770      	bx	lr
		frequency /= 2U;
    3300:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    3302:	005b      	lsls	r3, r3, #1
    3304:	2101      	movs	r1, #1
    3306:	e7f2      	b.n	32ee <log_output_timestamp_freq_set+0x6>
    3308:	000f4240 	.word	0x000f4240
    330c:	20000604 	.word	0x20000604
    3310:	20000608 	.word	0x20000608

00003314 <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    3314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3318:	b085      	sub	sp, #20
    331a:	af02      	add	r7, sp, #8
    331c:	e9d7 6a0e 	ldrd	r6, sl, [r7, #56]	; 0x38
    3320:	4604      	mov	r4, r0
    3322:	4688      	mov	r8, r1
    3324:	4693      	mov	fp, r2
    3326:	4699      	mov	r9, r3
	int plen;

	if (fmt) {
    3328:	2e00      	cmp	r6, #0
    332a:	d04e      	beq.n	33ca <z_impl_z_log_msg2_runtime_vcreate+0xb6>
		va_list ap2;

		va_copy(ap2, ap);
    332c:	f8c7 a004 	str.w	sl, [r7, #4]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    3330:	f8cd a000 	str.w	sl, [sp]
    3334:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    3336:	4633      	mov	r3, r6
    3338:	2110      	movs	r1, #16
    333a:	2000      	movs	r0, #0
    333c:	f7fe f834 	bl	13a8 <cbvprintf_package>
					 package_flags, fmt, ap2);
		__ASSERT_NO_MSG(plen >= 0);
    3340:	1e05      	subs	r5, r0, #0
    3342:	da09      	bge.n	3358 <z_impl_z_log_msg2_runtime_vcreate+0x44>
    3344:	4922      	ldr	r1, [pc, #136]	; (33d0 <z_impl_z_log_msg2_runtime_vcreate+0xbc>)
    3346:	4823      	ldr	r0, [pc, #140]	; (33d4 <z_impl_z_log_msg2_runtime_vcreate+0xc0>)
    3348:	4a23      	ldr	r2, [pc, #140]	; (33d8 <z_impl_z_log_msg2_runtime_vcreate+0xc4>)
    334a:	2367      	movs	r3, #103	; 0x67
    334c:	f005 fffc 	bl	9348 <assert_print>
    3350:	4821      	ldr	r0, [pc, #132]	; (33d8 <z_impl_z_log_msg2_runtime_vcreate+0xc4>)
    3352:	2167      	movs	r1, #103	; 0x67
    3354:	f005 fff1 	bl	933a <assert_post_action>
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
	struct log_msg2 *msg;
	uint8_t *pkg;
	struct log_msg2_desc desc =
    3358:	4b20      	ldr	r3, [pc, #128]	; (33dc <z_impl_z_log_msg2_runtime_vcreate+0xc8>)
    335a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    335c:	f004 0407 	and.w	r4, r4, #7
    3360:	f00b 0b07 	and.w	fp, fp, #7
    3364:	00e4      	lsls	r4, r4, #3
    3366:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
    336a:	ea03 2345 	and.w	r3, r3, r5, lsl #9
    336e:	431c      	orrs	r4, r3
    3370:	4b1b      	ldr	r3, [pc, #108]	; (33e0 <z_impl_z_log_msg2_runtime_vcreate+0xcc>)
    3372:	ea03 43c2 	and.w	r3, r3, r2, lsl #19
    3376:	431c      	orrs	r4, r3
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    3378:	4613      	mov	r3, r2
    337a:	3317      	adds	r3, #23
    337c:	442b      	add	r3, r5
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
		}
	} else {
		msg = alloca(msg_wlen * sizeof(int));
    337e:	f023 0307 	bic.w	r3, r3, #7
    3382:	ebad 0d03 	sub.w	sp, sp, r3
    3386:	f10d 0b08 	add.w	fp, sp, #8
		pkg = msg->data;
	}

	if (pkg && fmt) {
    338a:	b1a6      	cbz	r6, 33b6 <z_impl_z_log_msg2_runtime_vcreate+0xa2>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    338c:	f8cd a000 	str.w	sl, [sp]
    3390:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    3392:	4633      	mov	r3, r6
    3394:	4629      	mov	r1, r5
    3396:	f10b 0010 	add.w	r0, fp, #16
    339a:	f7fe f805 	bl	13a8 <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
    339e:	2800      	cmp	r0, #0
    33a0:	da09      	bge.n	33b6 <z_impl_z_log_msg2_runtime_vcreate+0xa2>
    33a2:	490b      	ldr	r1, [pc, #44]	; (33d0 <z_impl_z_log_msg2_runtime_vcreate+0xbc>)
    33a4:	480b      	ldr	r0, [pc, #44]	; (33d4 <z_impl_z_log_msg2_runtime_vcreate+0xc0>)
    33a6:	4a0c      	ldr	r2, [pc, #48]	; (33d8 <z_impl_z_log_msg2_runtime_vcreate+0xc4>)
    33a8:	2381      	movs	r3, #129	; 0x81
    33aa:	f005 ffcd 	bl	9348 <assert_print>
    33ae:	480a      	ldr	r0, [pc, #40]	; (33d8 <z_impl_z_log_msg2_runtime_vcreate+0xc4>)
    33b0:	2181      	movs	r1, #129	; 0x81
    33b2:	f005 ffc2 	bl	933a <assert_post_action>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg2_finalize(msg, source, desc, data);
    33b6:	464b      	mov	r3, r9
    33b8:	4622      	mov	r2, r4
    33ba:	4641      	mov	r1, r8
    33bc:	4658      	mov	r0, fp
    33be:	f006 f81f 	bl	9400 <z_log_msg2_finalize>
	}
}
    33c2:	370c      	adds	r7, #12
    33c4:	46bd      	mov	sp, r7
    33c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		plen = 0;
    33ca:	4635      	mov	r5, r6
    33cc:	e7c4      	b.n	3358 <z_impl_z_log_msg2_runtime_vcreate+0x44>
    33ce:	bf00      	nop
    33d0:	0000a7fa 	.word	0x0000a7fa
    33d4:	0000a246 	.word	0x0000a246
    33d8:	0000a7cd 	.word	0x0000a7cd
    33dc:	0007fe00 	.word	0x0007fe00
    33e0:	7ff80000 	.word	0x7ff80000

000033e4 <char_out>:
		uart_poll_out(uart_dev, c);
	}
}

static int char_out(uint8_t *data, size_t length, void *ctx)
{
    33e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		return length;
	}

	if (!IS_ENABLED(CONFIG_LOG_BACKEND_UART_ASYNC) || in_panic || !use_async) {
		for (size_t i = 0; i < length; i++) {
			uart_poll_out(uart_dev, data[i]);
    33e6:	4f07      	ldr	r7, [pc, #28]	; (3404 <char_out+0x20>)
{
    33e8:	460d      	mov	r5, r1
    33ea:	4604      	mov	r4, r0
    33ec:	1846      	adds	r6, r0, r1
		for (size_t i = 0; i < length; i++) {
    33ee:	42b4      	cmp	r4, r6
    33f0:	d101      	bne.n	33f6 <char_out+0x12>
	__ASSERT_NO_MSG(err == 0);

	(void)err;

	return length;
}
    33f2:	4628      	mov	r0, r5
    33f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			uart_poll_out(uart_dev, data[i]);
    33f6:	6838      	ldr	r0, [r7, #0]
    33f8:	f814 1b01 	ldrb.w	r1, [r4], #1
					unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    33fc:	6883      	ldr	r3, [r0, #8]
    33fe:	685b      	ldr	r3, [r3, #4]
    3400:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
    3402:	e7f4      	b.n	33ee <char_out+0xa>
    3404:	20000624 	.word	0x20000624

00003408 <format_set>:
	log_output_func(&log_output_uart, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    3408:	4b01      	ldr	r3, [pc, #4]	; (3410 <format_set+0x8>)
	return 0;
}
    340a:	2000      	movs	r0, #0
	log_format_current = log_type;
    340c:	6019      	str	r1, [r3, #0]
}
    340e:	4770      	bx	lr
    3410:	20000620 	.word	0x20000620

00003414 <panic>:
	}
}

static void panic(struct log_backend const *const backend)
{
	in_panic = true;
    3414:	4b02      	ldr	r3, [pc, #8]	; (3420 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    3416:	4803      	ldr	r0, [pc, #12]	; (3424 <panic+0x10>)
    3418:	2201      	movs	r2, #1
    341a:	701a      	strb	r2, [r3, #0]
    341c:	f005 bfe3 	b.w	93e6 <log_output_flush>
    3420:	20000f13 	.word	0x20000f13
    3424:	00009f5c 	.word	0x00009f5c

00003428 <process>:
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    3428:	4b06      	ldr	r3, [pc, #24]	; (3444 <process+0x1c>)
{
    342a:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    342c:	6818      	ldr	r0, [r3, #0]
{
    342e:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    3430:	f7ff fcb2 	bl	2d98 <log_format_func_t_get>
	log_output_func(&log_output_uart, &msg->log, flags);
    3434:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    3436:	4603      	mov	r3, r0
}
    3438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_uart, &msg->log, flags);
    343c:	4802      	ldr	r0, [pc, #8]	; (3448 <process+0x20>)
    343e:	220f      	movs	r2, #15
    3440:	4718      	bx	r3
    3442:	bf00      	nop
    3444:	20000620 	.word	0x20000620
    3448:	00009f5c 	.word	0x00009f5c

0000344c <log_backend_uart_init>:
{
    344c:	b508      	push	{r3, lr}
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    344e:	4b09      	ldr	r3, [pc, #36]	; (3474 <log_backend_uart_init+0x28>)
    3450:	4809      	ldr	r0, [pc, #36]	; (3478 <log_backend_uart_init+0x2c>)
    3452:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    3454:	f006 fad9 	bl	9a0a <z_device_is_ready>
	__ASSERT_NO_MSG(device_is_ready(uart_dev));
    3458:	b958      	cbnz	r0, 3472 <log_backend_uart_init+0x26>
    345a:	4908      	ldr	r1, [pc, #32]	; (347c <log_backend_uart_init+0x30>)
    345c:	4808      	ldr	r0, [pc, #32]	; (3480 <log_backend_uart_init+0x34>)
    345e:	4a09      	ldr	r2, [pc, #36]	; (3484 <log_backend_uart_init+0x38>)
    3460:	2379      	movs	r3, #121	; 0x79
    3462:	f005 ff71 	bl	9348 <assert_print>
}
    3466:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	__ASSERT_NO_MSG(device_is_ready(uart_dev));
    346a:	4806      	ldr	r0, [pc, #24]	; (3484 <log_backend_uart_init+0x38>)
    346c:	2179      	movs	r1, #121	; 0x79
    346e:	f005 bf64 	b.w	933a <assert_post_action>
}
    3472:	bd08      	pop	{r3, pc}
    3474:	20000624 	.word	0x20000624
    3478:	00009c68 	.word	0x00009c68
    347c:	0000a839 	.word	0x0000a839
    3480:	0000a246 	.word	0x0000a246
    3484:	0000a804 	.word	0x0000a804

00003488 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    3488:	4b01      	ldr	r3, [pc, #4]	; (3490 <log_backend_rtt_init+0x8>)
    348a:	2201      	movs	r2, #1
    348c:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    348e:	4770      	bx	lr
    3490:	20000f14 	.word	0x20000f14

00003494 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    3494:	4b01      	ldr	r3, [pc, #4]	; (349c <format_set+0x8>)
	return 0;
}
    3496:	2000      	movs	r0, #0
	log_format_current = log_type;
    3498:	6019      	str	r1, [r3, #0]
}
    349a:	4770      	bx	lr
    349c:	2000063c 	.word	0x2000063c

000034a0 <panic>:
	panic_mode = true;
    34a0:	4b02      	ldr	r3, [pc, #8]	; (34ac <panic+0xc>)
    34a2:	4803      	ldr	r0, [pc, #12]	; (34b0 <panic+0x10>)
    34a4:	2201      	movs	r2, #1
    34a6:	701a      	strb	r2, [r3, #0]
    34a8:	f005 bf9d 	b.w	93e6 <log_output_flush>
    34ac:	20000f15 	.word	0x20000f15
    34b0:	00009f8c 	.word	0x00009f8c

000034b4 <process>:
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    34b4:	4b06      	ldr	r3, [pc, #24]	; (34d0 <process+0x1c>)
{
    34b6:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    34b8:	6818      	ldr	r0, [r3, #0]
{
    34ba:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    34bc:	f7ff fc6c 	bl	2d98 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    34c0:	4621      	mov	r1, r4
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    34c2:	4603      	mov	r3, r0
}
    34c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_output_func(&log_output_rtt, &msg->log, flags);
    34c8:	4802      	ldr	r0, [pc, #8]	; (34d4 <process+0x20>)
    34ca:	220f      	movs	r2, #15
    34cc:	4718      	bx	r3
    34ce:	bf00      	nop
    34d0:	2000063c 	.word	0x2000063c
    34d4:	00009f8c 	.word	0x00009f8c

000034d8 <data_out_block_mode>:
{
    34d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34da:	4d19      	ldr	r5, [pc, #100]	; (3540 <data_out_block_mode+0x68>)
    34dc:	4607      	mov	r7, r0
    34de:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    34e0:	2404      	movs	r4, #4
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    34e2:	4632      	mov	r2, r6
    34e4:	4639      	mov	r1, r7
    34e6:	2000      	movs	r0, #0
    34e8:	f003 f906 	bl	66f8 <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    34ec:	b1c8      	cbz	r0, 3522 <data_out_block_mode+0x4a>
	host_present = true;
    34ee:	2301      	movs	r3, #1
    34f0:	702b      	strb	r3, [r5, #0]
	return panic_mode;
    34f2:	4b14      	ldr	r3, [pc, #80]	; (3544 <data_out_block_mode+0x6c>)
	if (is_panic_mode()) {
    34f4:	781b      	ldrb	r3, [r3, #0]
    34f6:	b92b      	cbnz	r3, 3504 <data_out_block_mode+0x2c>
}
    34f8:	4630      	mov	r0, r6
    34fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (retry_cnt == 0) {
    34fc:	b95c      	cbnz	r4, 3516 <data_out_block_mode+0x3e>
		host_present = false;
    34fe:	702c      	strb	r4, [r5, #0]
    3500:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    3504:	2000      	movs	r0, #0
    3506:	f003 f93f 	bl	6788 <SEGGER_RTT_HasDataUp>
    350a:	2800      	cmp	r0, #0
    350c:	d0f4      	beq.n	34f8 <data_out_block_mode+0x20>
    350e:	782b      	ldrb	r3, [r5, #0]
    3510:	2b00      	cmp	r3, #0
    3512:	d1f3      	bne.n	34fc <data_out_block_mode+0x24>
    3514:	e7f0      	b.n	34f8 <data_out_block_mode+0x20>
			on_failed_write(retry_cnt--);
    3516:	3c01      	subs	r4, #1
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_BUSY_WAIT);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_busy_wait(usec_to_wait);
    3518:	f241 3088 	movw	r0, #5000	; 0x1388
    351c:	f006 fae9 	bl	9af2 <z_impl_k_busy_wait>
}
    3520:	e7f0      	b.n	3504 <data_out_block_mode+0x2c>
		} else if (host_present) {
    3522:	782b      	ldrb	r3, [r5, #0]
    3524:	b113      	cbz	r3, 352c <data_out_block_mode+0x54>
	if (retry_cnt == 0) {
    3526:	3c01      	subs	r4, #1
    3528:	d104      	bne.n	3534 <data_out_block_mode+0x5c>
		host_present = false;
    352a:	702c      	strb	r4, [r5, #0]
	} while ((ret == 0) && host_present);
    352c:	782b      	ldrb	r3, [r5, #0]
    352e:	2b00      	cmp	r3, #0
    3530:	d1d7      	bne.n	34e2 <data_out_block_mode+0xa>
    3532:	e7e1      	b.n	34f8 <data_out_block_mode+0x20>
	z_impl_k_busy_wait(usec_to_wait);
    3534:	f241 3088 	movw	r0, #5000	; 0x1388
    3538:	f006 fadb 	bl	9af2 <z_impl_k_busy_wait>
    353c:	e7f6      	b.n	352c <data_out_block_mode+0x54>
    353e:	bf00      	nop
    3540:	20000f14 	.word	0x20000f14
    3544:	20000f15 	.word	0x20000f15

00003548 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    3548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    354c:	4605      	mov	r5, r0
    354e:	f04f 0320 	mov.w	r3, #32
    3552:	f3ef 8611 	mrs	r6, BASEPRI
    3556:	f383 8812 	msr	BASEPRI_MAX, r3
    355a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    355e:	4821      	ldr	r0, [pc, #132]	; (35e4 <pm_state_notify+0x9c>)
    3560:	f003 fcc8 	bl	6ef4 <z_spin_lock_valid>
    3564:	b968      	cbnz	r0, 3582 <pm_state_notify+0x3a>
    3566:	4a20      	ldr	r2, [pc, #128]	; (35e8 <pm_state_notify+0xa0>)
    3568:	4920      	ldr	r1, [pc, #128]	; (35ec <pm_state_notify+0xa4>)
    356a:	4821      	ldr	r0, [pc, #132]	; (35f0 <pm_state_notify+0xa8>)
    356c:	238e      	movs	r3, #142	; 0x8e
    356e:	f005 feeb 	bl	9348 <assert_print>
    3572:	491c      	ldr	r1, [pc, #112]	; (35e4 <pm_state_notify+0x9c>)
    3574:	481f      	ldr	r0, [pc, #124]	; (35f4 <pm_state_notify+0xac>)
    3576:	f005 fee7 	bl	9348 <assert_print>
    357a:	481b      	ldr	r0, [pc, #108]	; (35e8 <pm_state_notify+0xa0>)
    357c:	218e      	movs	r1, #142	; 0x8e
    357e:	f005 fedc 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    3582:	4818      	ldr	r0, [pc, #96]	; (35e4 <pm_state_notify+0x9c>)
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    3584:	4f1c      	ldr	r7, [pc, #112]	; (35f8 <pm_state_notify+0xb0>)
    3586:	f8df 8074 	ldr.w	r8, [pc, #116]	; 35fc <pm_state_notify+0xb4>
    358a:	f003 fcd1 	bl	6f30 <z_spin_lock_set_owner>
	return list->head;
    358e:	4b1c      	ldr	r3, [pc, #112]	; (3600 <pm_state_notify+0xb8>)
    3590:	681c      	ldr	r4, [r3, #0]
    3592:	f04f 090c 	mov.w	r9, #12
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    3596:	b9bc      	cbnz	r4, 35c8 <pm_state_notify+0x80>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3598:	4812      	ldr	r0, [pc, #72]	; (35e4 <pm_state_notify+0x9c>)
    359a:	f003 fcb9 	bl	6f10 <z_spin_unlock_valid>
    359e:	b968      	cbnz	r0, 35bc <pm_state_notify+0x74>
    35a0:	4a11      	ldr	r2, [pc, #68]	; (35e8 <pm_state_notify+0xa0>)
    35a2:	4918      	ldr	r1, [pc, #96]	; (3604 <pm_state_notify+0xbc>)
    35a4:	4812      	ldr	r0, [pc, #72]	; (35f0 <pm_state_notify+0xa8>)
    35a6:	23b9      	movs	r3, #185	; 0xb9
    35a8:	f005 fece 	bl	9348 <assert_print>
    35ac:	490d      	ldr	r1, [pc, #52]	; (35e4 <pm_state_notify+0x9c>)
    35ae:	4816      	ldr	r0, [pc, #88]	; (3608 <pm_state_notify+0xc0>)
    35b0:	f005 feca 	bl	9348 <assert_print>
    35b4:	480c      	ldr	r0, [pc, #48]	; (35e8 <pm_state_notify+0xa0>)
    35b6:	21b9      	movs	r1, #185	; 0xb9
    35b8:	f005 febf 	bl	933a <assert_post_action>
	__asm__ volatile(
    35bc:	f386 8811 	msr	BASEPRI, r6
    35c0:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    35c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			callback = notifier->state_exit;
    35c8:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    35cc:	2d00      	cmp	r5, #0
    35ce:	bf18      	it	ne
    35d0:	4613      	movne	r3, r2
		if (callback) {
    35d2:	b12b      	cbz	r3, 35e0 <pm_state_notify+0x98>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    35d4:	f898 2014 	ldrb.w	r2, [r8, #20]
    35d8:	fb09 f202 	mul.w	r2, r9, r2
    35dc:	5cb8      	ldrb	r0, [r7, r2]
    35de:	4798      	blx	r3
	return node->next;
    35e0:	6824      	ldr	r4, [r4, #0]
    35e2:	e7d8      	b.n	3596 <pm_state_notify+0x4e>
    35e4:	20000640 	.word	0x20000640
    35e8:	0000a390 	.word	0x0000a390
    35ec:	0000a3e9 	.word	0x0000a3e9
    35f0:	0000a246 	.word	0x0000a246
    35f4:	0000a3fe 	.word	0x0000a3fe
    35f8:	20000648 	.word	0x20000648
    35fc:	20000cf0 	.word	0x20000cf0
    3600:	20000654 	.word	0x20000654
    3604:	0000a3bd 	.word	0x0000a3bd
    3608:	0000a3d4 	.word	0x0000a3d4

0000360c <atomic_clear_bit.constprop.0>:
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    360c:	4a0a      	ldr	r2, [pc, #40]	; (3638 <atomic_clear_bit.constprop.0+0x2c>)
    360e:	f3bf 8f5b 	dmb	ish
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    3612:	0943      	lsrs	r3, r0, #5
    3614:	eb02 0283 	add.w	r2, r2, r3, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    3618:	f000 001f 	and.w	r0, r0, #31
    361c:	2301      	movs	r3, #1
    361e:	4083      	lsls	r3, r0
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    3620:	43db      	mvns	r3, r3
    3622:	e852 0f00 	ldrex	r0, [r2]
    3626:	4018      	ands	r0, r3
    3628:	e842 0100 	strex	r1, r0, [r2]
    362c:	2900      	cmp	r1, #0
    362e:	d1f8      	bne.n	3622 <atomic_clear_bit.constprop.0+0x16>
    3630:	f3bf 8f5b 	dmb	ish
}
    3634:	4770      	bx	lr
    3636:	bf00      	nop
    3638:	20000644 	.word	0x20000644

0000363c <pm_system_resume>:

void pm_system_resume(void)
{
    363c:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
    363e:	4b19      	ldr	r3, [pc, #100]	; (36a4 <pm_system_resume+0x68>)
    3640:	7d1c      	ldrb	r4, [r3, #20]
    3642:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    3646:	f004 031f 	and.w	r3, r4, #31
    364a:	2201      	movs	r2, #1
    364c:	409a      	lsls	r2, r3
    364e:	4b16      	ldr	r3, [pc, #88]	; (36a8 <pm_system_resume+0x6c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    3650:	0961      	lsrs	r1, r4, #5
    3652:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    3656:	43d0      	mvns	r0, r2
    3658:	e853 1f00 	ldrex	r1, [r3]
    365c:	ea01 0500 	and.w	r5, r1, r0
    3660:	e843 5600 	strex	r6, r5, [r3]
    3664:	2e00      	cmp	r6, #0
    3666:	d1f7      	bne.n	3658 <pm_system_resume+0x1c>
    3668:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    366c:	420a      	tst	r2, r1
    366e:	d013      	beq.n	3698 <pm_system_resume+0x5c>
	if (pm_state_exit_post_ops != NULL) {
    3670:	4b0e      	ldr	r3, [pc, #56]	; (36ac <pm_system_resume+0x70>)
    3672:	4d0f      	ldr	r5, [pc, #60]	; (36b0 <pm_system_resume+0x74>)
    3674:	b18b      	cbz	r3, 369a <pm_system_resume+0x5e>
		pm_state_exit_post_ops(info->state, info->substate_id);
    3676:	230c      	movs	r3, #12
    3678:	4363      	muls	r3, r4
    367a:	18ea      	adds	r2, r5, r3
    367c:	5ce8      	ldrb	r0, [r5, r3]
    367e:	7851      	ldrb	r1, [r2, #1]
    3680:	f005 ff2a 	bl	94d8 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    3684:	2000      	movs	r0, #0
    3686:	f7ff ff5f 	bl	3548 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    368a:	230c      	movs	r3, #12
    368c:	435c      	muls	r4, r3
    368e:	192a      	adds	r2, r5, r4
    3690:	2300      	movs	r3, #0
    3692:	512b      	str	r3, [r5, r4]
    3694:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    3698:	bd70      	pop	{r4, r5, r6, pc}
    369a:	f383 8811 	msr	BASEPRI, r3
    369e:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    36a2:	e7ef      	b.n	3684 <pm_system_resume+0x48>
    36a4:	20000cf0 	.word	0x20000cf0
    36a8:	2000065c 	.word	0x2000065c
    36ac:	000094d9 	.word	0x000094d9
    36b0:	20000648 	.word	0x20000648

000036b4 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    36b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    36b8:	4b32      	ldr	r3, [pc, #200]	; (3784 <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    36ba:	4a33      	ldr	r2, [pc, #204]	; (3788 <pm_system_suspend+0xd4>)
    36bc:	7d1c      	ldrb	r4, [r3, #20]
    36be:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    36c2:	0963      	lsrs	r3, r4, #5
    36c4:	ea4f 0883 	mov.w	r8, r3, lsl #2
    36c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    36cc:	4e2f      	ldr	r6, [pc, #188]	; (378c <pm_system_suspend+0xd8>)
    36ce:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    36d2:	f004 091f 	and.w	r9, r4, #31
    36d6:	fa43 f309 	asr.w	r3, r3, r9

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    36da:	f013 0f01 	tst.w	r3, #1
{
    36de:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    36e0:	d10a      	bne.n	36f8 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    36e2:	4601      	mov	r1, r0
    36e4:	4620      	mov	r0, r4
    36e6:	f000 f869 	bl	37bc <pm_policy_next_state>
		if (info != NULL) {
    36ea:	b128      	cbz	r0, 36f8 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
    36ec:	c807      	ldmia	r0, {r0, r1, r2}
    36ee:	230c      	movs	r3, #12
    36f0:	fb03 6304 	mla	r3, r3, r4, r6
    36f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    36f8:	230c      	movs	r3, #12
    36fa:	4363      	muls	r3, r4
    36fc:	18f2      	adds	r2, r6, r3
    36fe:	5cf5      	ldrb	r5, [r6, r3]
    3700:	b92d      	cbnz	r5, 370e <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
    3702:	4620      	mov	r0, r4
    3704:	f7ff ff82 	bl	360c <atomic_clear_bit.constprop.0>
		ret = false;
    3708:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    370a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
    370e:	1c7b      	adds	r3, r7, #1
    3710:	d010      	beq.n	3734 <pm_system_suspend+0x80>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    3712:	f8d2 c008 	ldr.w	ip, [r2, #8]
    3716:	4d1e      	ldr	r5, [pc, #120]	; (3790 <pm_system_suspend+0xdc>)
    3718:	4a1e      	ldr	r2, [pc, #120]	; (3794 <pm_system_suspend+0xe0>)
    371a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    371e:	2100      	movs	r1, #0
    3720:	fbec 5100 	umlal	r5, r1, ip, r0
    3724:	2300      	movs	r3, #0
    3726:	4628      	mov	r0, r5
    3728:	f7fd f908 	bl	93c <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    372c:	2101      	movs	r1, #1
    372e:	1a38      	subs	r0, r7, r0
    3730:	f005 f938 	bl	89a4 <z_set_timeout_expiry>
	k_sched_lock();
    3734:	f004 f89a 	bl	786c <k_sched_lock>
	pm_state_notify(true);
    3738:	2001      	movs	r0, #1
    373a:	f7ff ff05 	bl	3548 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    373e:	f3bf 8f5b 	dmb	ish
    3742:	4b15      	ldr	r3, [pc, #84]	; (3798 <pm_system_suspend+0xe4>)
    3744:	4498      	add	r8, r3
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    3746:	2301      	movs	r3, #1
    3748:	fa03 f309 	lsl.w	r3, r3, r9
    374c:	e858 2f00 	ldrex	r2, [r8]
    3750:	431a      	orrs	r2, r3
    3752:	e848 2100 	strex	r1, r2, [r8]
    3756:	2900      	cmp	r1, #0
    3758:	d1f8      	bne.n	374c <pm_system_suspend+0x98>
    375a:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    375e:	4b0f      	ldr	r3, [pc, #60]	; (379c <pm_system_suspend+0xe8>)
    3760:	b133      	cbz	r3, 3770 <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
    3762:	230c      	movs	r3, #12
    3764:	4363      	muls	r3, r4
    3766:	18f2      	adds	r2, r6, r3
    3768:	5cf0      	ldrb	r0, [r6, r3]
    376a:	7851      	ldrb	r1, [r2, #1]
    376c:	f005 fea8 	bl	94c0 <pm_state_set>
	pm_system_resume();
    3770:	f7ff ff64 	bl	363c <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
    3774:	4620      	mov	r0, r4
    3776:	f7ff ff49 	bl	360c <atomic_clear_bit.constprop.0>
	k_sched_unlock();
    377a:	f004 f8eb 	bl	7954 <k_sched_unlock>
	bool ret = true;
    377e:	2001      	movs	r0, #1
    3780:	e7c3      	b.n	370a <pm_system_suspend+0x56>
    3782:	bf00      	nop
    3784:	20000cf0 	.word	0x20000cf0
    3788:	20000644 	.word	0x20000644
    378c:	20000648 	.word	0x20000648
    3790:	000f423f 	.word	0x000f423f
    3794:	000f4240 	.word	0x000f4240
    3798:	2000065c 	.word	0x2000065c
    379c:	000094c1 	.word	0x000094c1

000037a0 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    37a0:	4b05      	ldr	r3, [pc, #20]	; (37b8 <pm_policy_state_lock_is_active+0x18>)
    37a2:	f3bf 8f5b 	dmb	ish
    37a6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    37aa:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    37ae:	3800      	subs	r0, #0
    37b0:	bf18      	it	ne
    37b2:	2001      	movne	r0, #1
    37b4:	4770      	bx	lr
    37b6:	bf00      	nop
    37b8:	20000660 	.word	0x20000660

000037bc <pm_policy_next_state>:
{
    37bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    37c0:	4688      	mov	r8, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    37c2:	a901      	add	r1, sp, #4
    37c4:	f000 f842 	bl	384c <pm_state_cpu_get_all>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    37c8:	1e44      	subs	r4, r0, #1
    37ca:	b224      	sxth	r4, r4
    37cc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    37d0:	f8df 906c 	ldr.w	r9, [pc, #108]	; 3840 <pm_policy_next_state+0x84>
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    37d4:	4605      	mov	r5, r0
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    37d6:	00a4      	lsls	r4, r4, #2
    37d8:	b925      	cbnz	r5, 37e4 <pm_policy_next_state+0x28>
	return NULL;
    37da:	462f      	mov	r7, r5
}
    37dc:	4638      	mov	r0, r7
    37de:	b003      	add	sp, #12
    37e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
    37e4:	9b01      	ldr	r3, [sp, #4]
		if (pm_policy_state_lock_is_active(state->state)) {
    37e6:	5d18      	ldrb	r0, [r3, r4]
		const struct pm_state_info *state = &cpu_states[i];
    37e8:	191f      	adds	r7, r3, r4
		if (pm_policy_state_lock_is_active(state->state)) {
    37ea:	f7ff ffd9 	bl	37a0 <pm_policy_state_lock_is_active>
    37ee:	4606      	mov	r6, r0
    37f0:	bb10      	cbnz	r0, 3838 <pm_policy_next_state+0x7c>
    37f2:	6878      	ldr	r0, [r7, #4]
    37f4:	4a13      	ldr	r2, [pc, #76]	; (3844 <pm_policy_next_state+0x88>)
    37f6:	f44f 4a00 	mov.w	sl, #32768	; 0x8000
    37fa:	46cc      	mov	ip, r9
    37fc:	4631      	mov	r1, r6
    37fe:	fbe0 c10a 	umlal	ip, r1, r0, sl
    3802:	2300      	movs	r3, #0
    3804:	4660      	mov	r0, ip
    3806:	f7fd f899 	bl	93c <__aeabi_uldivmod>
    380a:	4683      	mov	fp, r0
    380c:	68b8      	ldr	r0, [r7, #8]
    380e:	4a0d      	ldr	r2, [pc, #52]	; (3844 <pm_policy_next_state+0x88>)
    3810:	46cc      	mov	ip, r9
    3812:	4631      	mov	r1, r6
    3814:	fbe0 c10a 	umlal	ip, r1, r0, sl
    3818:	2300      	movs	r3, #0
    381a:	4660      	mov	r0, ip
    381c:	f7fd f88e 	bl	93c <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    3820:	4b09      	ldr	r3, [pc, #36]	; (3848 <pm_policy_next_state+0x8c>)
    3822:	681b      	ldr	r3, [r3, #0]
    3824:	1c5a      	adds	r2, r3, #1
    3826:	d001      	beq.n	382c <pm_policy_next_state+0x70>
    3828:	4283      	cmp	r3, r0
    382a:	d905      	bls.n	3838 <pm_policy_next_state+0x7c>
		if ((ticks == K_TICKS_FOREVER) ||
    382c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
    3830:	d0d4      	beq.n	37dc <pm_policy_next_state+0x20>
		    (ticks >= (min_residency + exit_latency))) {
    3832:	4458      	add	r0, fp
		if ((ticks == K_TICKS_FOREVER) ||
    3834:	4540      	cmp	r0, r8
    3836:	d9d1      	bls.n	37dc <pm_policy_next_state+0x20>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    3838:	3d01      	subs	r5, #1
    383a:	b2ad      	uxth	r5, r5
    383c:	3c0c      	subs	r4, #12
    383e:	e7cb      	b.n	37d8 <pm_policy_next_state+0x1c>
    3840:	000f423f 	.word	0x000f423f
    3844:	000f4240 	.word	0x000f4240
    3848:	20000008 	.word	0x20000008

0000384c <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    384c:	b908      	cbnz	r0, 3852 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    384e:	4b02      	ldr	r3, [pc, #8]	; (3858 <pm_state_cpu_get_all+0xc>)
    3850:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    3852:	2000      	movs	r0, #0
    3854:	4770      	bx	lr
    3856:	bf00      	nop
    3858:	00009f9c 	.word	0x00009f9c

0000385c <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    385c:	4801      	ldr	r0, [pc, #4]	; (3864 <nrf_cc3xx_platform_abort_init+0x8>)
    385e:	f005 baad 	b.w	8dbc <nrf_cc3xx_platform_set_abort>
    3862:	bf00      	nop
    3864:	00009f9c 	.word	0x00009f9c

00003868 <mutex_free_platform>:
}


/** @brief Static function to free a mutex
 */
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3868:	b510      	push	{r4, lr}
    /* Ensure that the mutex is valid (not NULL) */
    if (mutex == NULL) {
    386a:	4604      	mov	r4, r0
    386c:	b918      	cbnz	r0, 3876 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    386e:	4b0d      	ldr	r3, [pc, #52]	; (38a4 <mutex_free_platform+0x3c>)
    3870:	480d      	ldr	r0, [pc, #52]	; (38a8 <mutex_free_platform+0x40>)
    3872:	685b      	ldr	r3, [r3, #4]
    3874:	4798      	blx	r3
            "mutex_init called with NULL parameter");
    }

    /* Check if we are freeing a mutex that is atomic */
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3876:	6861      	ldr	r1, [r4, #4]
    3878:	f031 0304 	bics.w	r3, r1, #4
    387c:	d00c      	beq.n	3898 <mutex_free_platform+0x30>
    387e:	2908      	cmp	r1, #8
    3880:	d00a      	beq.n	3898 <mutex_free_platform+0x30>
        /*Nothing to free*/
        return;
    }

    /* Check if the mutex was allocated or being statically defined */
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    3882:	f011 0102 	ands.w	r1, r1, #2
    3886:	d008      	beq.n	389a <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    3888:	4808      	ldr	r0, [pc, #32]	; (38ac <mutex_free_platform+0x44>)
    388a:	4621      	mov	r1, r4
    388c:	f003 f992 	bl	6bb4 <k_mem_slab_free>
        mutex->mutex = NULL;
    3890:	2300      	movs	r3, #0
    3892:	6023      	str	r3, [r4, #0]
    else {
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    }

    /* Reset the mutex to invalid state */
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    3894:	2300      	movs	r3, #0
    3896:	6063      	str	r3, [r4, #4]
}
    3898:	bd10      	pop	{r4, pc}
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    389a:	6820      	ldr	r0, [r4, #0]
    389c:	2214      	movs	r2, #20
    389e:	f006 f95c 	bl	9b5a <memset>
    38a2:	e7f7      	b.n	3894 <mutex_free_platform+0x2c>
    38a4:	200000e4 	.word	0x200000e4
    38a8:	0000a880 	.word	0x0000a880
    38ac:	20000b7c 	.word	0x20000b7c

000038b0 <mutex_lock_platform>:


/** @brief Static function to lock a mutex
 */
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    38b0:	b508      	push	{r3, lr}
    int ret;
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    38b2:	b308      	cbz	r0, 38f8 <mutex_lock_platform+0x48>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags) {
    38b4:	6843      	ldr	r3, [r0, #4]
    38b6:	2b04      	cmp	r3, #4
    38b8:	d110      	bne.n	38dc <mutex_lock_platform+0x2c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    38ba:	2201      	movs	r2, #1
    38bc:	6803      	ldr	r3, [r0, #0]
    38be:	f3bf 8f5b 	dmb	ish
    38c2:	e853 1f00 	ldrex	r1, [r3]
    38c6:	2900      	cmp	r1, #0
    38c8:	d103      	bne.n	38d2 <mutex_lock_platform+0x22>
    38ca:	e843 2000 	strex	r0, r2, [r3]
    38ce:	2800      	cmp	r0, #0
    38d0:	d1f7      	bne.n	38c2 <mutex_lock_platform+0x12>
    38d2:	f3bf 8f5b 	dmb	ish
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    38d6:	d10b      	bne.n	38f0 <mutex_lock_platform+0x40>

        p_mutex = (struct k_mutex *)mutex->mutex;

        ret = k_mutex_lock(p_mutex, K_FOREVER);
        if (ret == 0) {
            return NRF_CC3XX_PLATFORM_SUCCESS;
    38d8:	2000      	movs	r0, #0
        } else {
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
        }
    }
}
    38da:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    38dc:	b153      	cbz	r3, 38f4 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    38de:	6800      	ldr	r0, [r0, #0]
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
    38e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    38e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    38e8:	f003 fb5c 	bl	6fa4 <z_impl_k_mutex_lock>
        if (ret == 0) {
    38ec:	2800      	cmp	r0, #0
    38ee:	d0f3      	beq.n	38d8 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    38f0:	4803      	ldr	r0, [pc, #12]	; (3900 <mutex_lock_platform+0x50>)
    38f2:	e7f2      	b.n	38da <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    38f4:	4803      	ldr	r0, [pc, #12]	; (3904 <mutex_lock_platform+0x54>)
    38f6:	e7f0      	b.n	38da <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    38f8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    38fc:	e7ed      	b.n	38da <mutex_lock_platform+0x2a>
    38fe:	bf00      	nop
    3900:	ffff8fe9 	.word	0xffff8fe9
    3904:	ffff8fea 	.word	0xffff8fea

00003908 <mutex_unlock_platform>:

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3908:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    390a:	b1c0      	cbz	r0, 393e <mutex_unlock_platform+0x36>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    390c:	6843      	ldr	r3, [r0, #4]
    390e:	2b04      	cmp	r3, #4
    3910:	d110      	bne.n	3934 <mutex_unlock_platform+0x2c>
    3912:	2200      	movs	r2, #0
    3914:	6803      	ldr	r3, [r0, #0]
    3916:	f3bf 8f5b 	dmb	ish
    391a:	e853 1f00 	ldrex	r1, [r3]
    391e:	2901      	cmp	r1, #1
    3920:	d103      	bne.n	392a <mutex_unlock_platform+0x22>
    3922:	e843 2000 	strex	r0, r2, [r3]
    3926:	2800      	cmp	r0, #0
    3928:	d1f7      	bne.n	391a <mutex_unlock_platform+0x12>
    392a:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    392e:	d109      	bne.n	3944 <mutex_unlock_platform+0x3c>
        }

        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    3930:	2000      	movs	r0, #0
    }
}
    3932:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    3934:	b143      	cbz	r3, 3948 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    3936:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    3938:	f003 fc2e 	bl	7198 <z_impl_k_mutex_unlock>
    393c:	e7f8      	b.n	3930 <mutex_unlock_platform+0x28>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    393e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    3942:	e7f6      	b.n	3932 <mutex_unlock_platform+0x2a>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    3944:	4801      	ldr	r0, [pc, #4]	; (394c <mutex_unlock_platform+0x44>)
    3946:	e7f4      	b.n	3932 <mutex_unlock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    3948:	4801      	ldr	r0, [pc, #4]	; (3950 <mutex_unlock_platform+0x48>)
    394a:	e7f2      	b.n	3932 <mutex_unlock_platform+0x2a>
    394c:	ffff8fe9 	.word	0xffff8fe9
    3950:	ffff8fea 	.word	0xffff8fea

00003954 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    3954:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    3956:	4604      	mov	r4, r0
    3958:	b918      	cbnz	r0, 3962 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    395a:	4b16      	ldr	r3, [pc, #88]	; (39b4 <mutex_init_platform+0x60>)
    395c:	4816      	ldr	r0, [pc, #88]	; (39b8 <mutex_init_platform+0x64>)
    395e:	685b      	ldr	r3, [r3, #4]
    3960:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    3962:	6863      	ldr	r3, [r4, #4]
    3964:	2b04      	cmp	r3, #4
    3966:	d023      	beq.n	39b0 <mutex_init_platform+0x5c>
    3968:	2b08      	cmp	r3, #8
    396a:	d021      	beq.n	39b0 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    396c:	b9cb      	cbnz	r3, 39a2 <mutex_init_platform+0x4e>
    396e:	6823      	ldr	r3, [r4, #0]
    3970:	b9bb      	cbnz	r3, 39a2 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    3972:	4812      	ldr	r0, [pc, #72]	; (39bc <mutex_init_platform+0x68>)
    3974:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    3978:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    397c:	4621      	mov	r1, r4
    397e:	f003 f8ad 	bl	6adc <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    3982:	b908      	cbnz	r0, 3988 <mutex_init_platform+0x34>
    3984:	6823      	ldr	r3, [r4, #0]
    3986:	b91b      	cbnz	r3, 3990 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    3988:	4b0a      	ldr	r3, [pc, #40]	; (39b4 <mutex_init_platform+0x60>)
    398a:	480d      	ldr	r0, [pc, #52]	; (39c0 <mutex_init_platform+0x6c>)
    398c:	685b      	ldr	r3, [r3, #4]
    398e:	4798      	blx	r3
    3990:	6820      	ldr	r0, [r4, #0]
    3992:	2214      	movs	r2, #20
    3994:	2100      	movs	r1, #0
    3996:	f006 f8e0 	bl	9b5a <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    399a:	6863      	ldr	r3, [r4, #4]
    399c:	f043 0302 	orr.w	r3, r3, #2
    39a0:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    39a2:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    39a4:	f006 f882 	bl	9aac <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    39a8:	6863      	ldr	r3, [r4, #4]
    39aa:	f043 0301 	orr.w	r3, r3, #1
    39ae:	6063      	str	r3, [r4, #4]
}
    39b0:	bd10      	pop	{r4, pc}
    39b2:	bf00      	nop
    39b4:	200000e4 	.word	0x200000e4
    39b8:	0000a880 	.word	0x0000a880
    39bc:	20000b7c 	.word	0x20000b7c
    39c0:	0000a8a6 	.word	0x0000a8a6

000039c4 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    39c4:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    39c6:	4906      	ldr	r1, [pc, #24]	; (39e0 <nrf_cc3xx_platform_mutex_init+0x1c>)
    39c8:	4806      	ldr	r0, [pc, #24]	; (39e4 <nrf_cc3xx_platform_mutex_init+0x20>)
    39ca:	2340      	movs	r3, #64	; 0x40
    39cc:	2214      	movs	r2, #20
    39ce:	f006 f83a 	bl	9a46 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    39d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    39d6:	4904      	ldr	r1, [pc, #16]	; (39e8 <nrf_cc3xx_platform_mutex_init+0x24>)
    39d8:	4804      	ldr	r0, [pc, #16]	; (39ec <nrf_cc3xx_platform_mutex_init+0x28>)
    39da:	f005 ba4f 	b.w	8e7c <nrf_cc3xx_platform_set_mutexes>
    39de:	bf00      	nop
    39e0:	2000067c 	.word	0x2000067c
    39e4:	20000b7c 	.word	0x20000b7c
    39e8:	00009fa4 	.word	0x00009fa4
    39ec:	00009fb8 	.word	0x00009fb8

000039f0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    39f0:	4901      	ldr	r1, [pc, #4]	; (39f8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    39f2:	2210      	movs	r2, #16
	str	r2, [r1]
    39f4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    39f6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    39f8:	e000ed10 	.word	0xe000ed10

000039fc <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    39fc:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    39fe:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    3a00:	f380 8811 	msr	BASEPRI, r0
	isb
    3a04:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    3a08:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    3a0c:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    3a0e:	b662      	cpsie	i
	isb
    3a10:	f3bf 8f6f 	isb	sy

	bx	lr
    3a14:	4770      	bx	lr
    3a16:	bf00      	nop

00003a18 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    3a18:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    3a1a:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    3a1c:	f381 8811 	msr	BASEPRI, r1

	wfe
    3a20:	bf20      	wfe

	msr	BASEPRI, r0
    3a22:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    3a26:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    3a28:	4770      	bx	lr
    3a2a:	bf00      	nop

00003a2c <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    3a2c:	b570      	push	{r4, r5, r6, lr}
    3a2e:	4606      	mov	r6, r0
    3a30:	b086      	sub	sp, #24

	if (esf != NULL) {
    3a32:	460d      	mov	r5, r1
    3a34:	2900      	cmp	r1, #0
    3a36:	d038      	beq.n	3aaa <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x12>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    3a38:	688b      	ldr	r3, [r1, #8]
    3a3a:	9305      	str	r3, [sp, #20]
    3a3c:	684b      	ldr	r3, [r1, #4]
    3a3e:	9304      	str	r3, [sp, #16]
    3a40:	680b      	ldr	r3, [r1, #0]
    3a42:	9303      	str	r3, [sp, #12]
    3a44:	2400      	movs	r4, #0
    3a46:	4b1c      	ldr	r3, [pc, #112]	; (3ab8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x20>)
    3a48:	491c      	ldr	r1, [pc, #112]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3a4a:	9302      	str	r3, [sp, #8]
    3a4c:	2201      	movs	r2, #1
    3a4e:	4623      	mov	r3, r4
    3a50:	4620      	mov	r0, r4
    3a52:	e9cd 4400 	strd	r4, r4, [sp]
    3a56:	f005 fcf1 	bl	943c <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    3a5a:	696b      	ldr	r3, [r5, #20]
    3a5c:	9305      	str	r3, [sp, #20]
    3a5e:	692b      	ldr	r3, [r5, #16]
    3a60:	9304      	str	r3, [sp, #16]
    3a62:	68eb      	ldr	r3, [r5, #12]
    3a64:	9303      	str	r3, [sp, #12]
    3a66:	4b16      	ldr	r3, [pc, #88]	; (3ac0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x28>)
    3a68:	4914      	ldr	r1, [pc, #80]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3a6a:	9400      	str	r4, [sp, #0]
    3a6c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3a70:	2201      	movs	r2, #1
    3a72:	4623      	mov	r3, r4
    3a74:	4620      	mov	r0, r4
    3a76:	f005 fce1 	bl	943c <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    3a7a:	69eb      	ldr	r3, [r5, #28]
    3a7c:	9303      	str	r3, [sp, #12]
    3a7e:	4b11      	ldr	r3, [pc, #68]	; (3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>)
    3a80:	490e      	ldr	r1, [pc, #56]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3a82:	9400      	str	r4, [sp, #0]
    3a84:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3a88:	2201      	movs	r2, #1
    3a8a:	4623      	mov	r3, r4
    3a8c:	4620      	mov	r0, r4
    3a8e:	f005 fcd5 	bl	943c <z_log_msg2_runtime_create.constprop.0>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    3a92:	69ab      	ldr	r3, [r5, #24]
    3a94:	9303      	str	r3, [sp, #12]
    3a96:	4b0c      	ldr	r3, [pc, #48]	; (3ac8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x30>)
    3a98:	4908      	ldr	r1, [pc, #32]	; (3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>)
    3a9a:	9400      	str	r4, [sp, #0]
    3a9c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3aa0:	2201      	movs	r2, #1
    3aa2:	4623      	mov	r3, r4
    3aa4:	4620      	mov	r0, r4
    3aa6:	f005 fcc9 	bl	943c <z_log_msg2_runtime_create.constprop.0>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    3aaa:	4629      	mov	r1, r5
    3aac:	4630      	mov	r0, r6
}
    3aae:	b006      	add	sp, #24
    3ab0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_fatal_error(reason, esf);
    3ab4:	f002 be92 	b.w	67dc <z_fatal_error>
    3ab8:	0000a8d3 	.word	0x0000a8d3
    3abc:	00009e28 	.word	0x00009e28
    3ac0:	0000a902 	.word	0x0000a902
    3ac4:	0000a931 	.word	0x0000a931
    3ac8:	0000a940 	.word	0x0000a940

00003acc <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    3acc:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    3ace:	2800      	cmp	r0, #0
    3ad0:	db07      	blt.n	3ae2 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3ad2:	4a04      	ldr	r2, [pc, #16]	; (3ae4 <arch_irq_enable+0x18>)
    3ad4:	0941      	lsrs	r1, r0, #5
    3ad6:	2301      	movs	r3, #1
    3ad8:	f000 001f 	and.w	r0, r0, #31
    3adc:	4083      	lsls	r3, r0
    3ade:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    3ae2:	4770      	bx	lr
    3ae4:	e000e100 	.word	0xe000e100

00003ae8 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    3ae8:	4b05      	ldr	r3, [pc, #20]	; (3b00 <arch_irq_is_enabled+0x18>)
    3aea:	0942      	lsrs	r2, r0, #5
    3aec:	f000 001f 	and.w	r0, r0, #31
    3af0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3af4:	2301      	movs	r3, #1
    3af6:	fa03 f000 	lsl.w	r0, r3, r0
}
    3afa:	4010      	ands	r0, r2
    3afc:	4770      	bx	lr
    3afe:	bf00      	nop
    3b00:	e000e100 	.word	0xe000e100

00003b04 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    3b04:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    3b06:	1c4d      	adds	r5, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    3b08:	2d07      	cmp	r5, #7
{
    3b0a:	4604      	mov	r4, r0
    3b0c:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    3b0e:	d90f      	bls.n	3b30 <z_arm_irq_priority_set+0x2c>
    3b10:	4a11      	ldr	r2, [pc, #68]	; (3b58 <z_arm_irq_priority_set+0x54>)
    3b12:	4912      	ldr	r1, [pc, #72]	; (3b5c <z_arm_irq_priority_set+0x58>)
    3b14:	4812      	ldr	r0, [pc, #72]	; (3b60 <z_arm_irq_priority_set+0x5c>)
    3b16:	2357      	movs	r3, #87	; 0x57
    3b18:	f005 fc16 	bl	9348 <assert_print>
    3b1c:	4811      	ldr	r0, [pc, #68]	; (3b64 <z_arm_irq_priority_set+0x60>)
    3b1e:	4631      	mov	r1, r6
    3b20:	2307      	movs	r3, #7
    3b22:	4622      	mov	r2, r4
    3b24:	f005 fc10 	bl	9348 <assert_print>
    3b28:	480b      	ldr	r0, [pc, #44]	; (3b58 <z_arm_irq_priority_set+0x54>)
    3b2a:	2157      	movs	r1, #87	; 0x57
    3b2c:	f005 fc05 	bl	933a <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    3b30:	b260      	sxtb	r0, r4
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    3b32:	2800      	cmp	r0, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b34:	bfac      	ite	ge
    3b36:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b3a:	4b0b      	ldrlt	r3, [pc, #44]	; (3b68 <z_arm_irq_priority_set+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b3c:	ea4f 1545 	mov.w	r5, r5, lsl #5
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b40:	bfb8      	it	lt
    3b42:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b46:	b2ed      	uxtb	r5, r5
    3b48:	bfaa      	itet	ge
    3b4a:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b4e:	541d      	strblt	r5, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3b50:	f880 5300 	strbge.w	r5, [r0, #768]	; 0x300
}
    3b54:	bd70      	pop	{r4, r5, r6, pc}
    3b56:	bf00      	nop
    3b58:	0000a96e 	.word	0x0000a96e
    3b5c:	0000a9a4 	.word	0x0000a9a4
    3b60:	0000a246 	.word	0x0000a246
    3b64:	0000a9bf 	.word	0x0000a9bf
    3b68:	e000ed14 	.word	0xe000ed14

00003b6c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    3b6c:	bf30      	wfi
    b z_SysNmiOnReset
    3b6e:	f7ff bffd 	b.w	3b6c <z_SysNmiOnReset>
    3b72:	bf00      	nop

00003b74 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3b74:	4a0b      	ldr	r2, [pc, #44]	; (3ba4 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    3b76:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    3b78:	4b0b      	ldr	r3, [pc, #44]	; (3ba8 <z_arm_prep_c+0x34>)
    3b7a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    3b7e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    3b80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3b84:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    3b88:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    3b8c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    3b90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    3b94:	f002 feb6 	bl	6904 <z_bss_zero>
	z_data_copy();
    3b98:	f004 fd3e 	bl	8618 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    3b9c:	f000 fbe0 	bl	4360 <z_arm_interrupt_init>
	z_cstart();
    3ba0:	f002 fef4 	bl	698c <z_cstart>
    3ba4:	00000000 	.word	0x00000000
    3ba8:	e000ed00 	.word	0xe000ed00

00003bac <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    3bac:	4a09      	ldr	r2, [pc, #36]	; (3bd4 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    3bae:	490a      	ldr	r1, [pc, #40]	; (3bd8 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    3bb0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    3bb2:	6809      	ldr	r1, [r1, #0]
    3bb4:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3bb6:	4909      	ldr	r1, [pc, #36]	; (3bdc <arch_swap+0x30>)
	_current->arch.basepri = key;
    3bb8:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    3bba:	684b      	ldr	r3, [r1, #4]
    3bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3bc0:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    3bc2:	2300      	movs	r3, #0
    3bc4:	f383 8811 	msr	BASEPRI, r3
    3bc8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    3bcc:	6893      	ldr	r3, [r2, #8]
}
    3bce:	6f98      	ldr	r0, [r3, #120]	; 0x78
    3bd0:	4770      	bx	lr
    3bd2:	bf00      	nop
    3bd4:	20000cf0 	.word	0x20000cf0
    3bd8:	0000a0fc 	.word	0x0000a0fc
    3bdc:	e000ed00 	.word	0xe000ed00

00003be0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    3be0:	4912      	ldr	r1, [pc, #72]	; (3c2c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    3be2:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    3be4:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    3be8:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    3bea:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    3bee:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    3bf2:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    3bf4:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    3bf8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    3bfc:	4f0c      	ldr	r7, [pc, #48]	; (3c30 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    3bfe:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    3c02:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    3c04:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    3c06:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    3c08:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    3c0a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    3c0c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    3c0e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    3c12:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    3c14:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    3c16:	f000 fc3f 	bl	4498 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    3c1a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    3c1e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    3c22:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    3c26:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    3c2a:	4770      	bx	lr
    ldr r1, =_kernel
    3c2c:	20000cf0 	.word	0x20000cf0
    ldr v4, =_SCS_ICSR
    3c30:	e000ed04 	.word	0xe000ed04

00003c34 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    3c34:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    3c38:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    3c3a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    3c3e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    3c42:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    3c44:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    3c48:	2902      	cmp	r1, #2
    beq _oops
    3c4a:	d0ff      	beq.n	3c4c <_oops>

00003c4c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    3c4c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    3c4e:	f005 fc05 	bl	945c <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    3c52:	bd01      	pop	{r0, pc}

00003c54 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    3c54:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    3c58:	9b00      	ldr	r3, [sp, #0]
    3c5a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    3c5e:	490a      	ldr	r1, [pc, #40]	; (3c88 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    3c60:	9b01      	ldr	r3, [sp, #4]
    3c62:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    3c66:	9b02      	ldr	r3, [sp, #8]
    3c68:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    3c6c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    3c70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    3c74:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    3c78:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    3c7c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    3c7e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    3c80:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    3c82:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    3c84:	4770      	bx	lr
    3c86:	bf00      	nop
    3c88:	00009243 	.word	0x00009243

00003c8c <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    3c8c:	4a09      	ldr	r2, [pc, #36]	; (3cb4 <z_check_thread_stack_fail+0x28>)
{
    3c8e:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    3c90:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    3c92:	b170      	cbz	r0, 3cb2 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    3c94:	f113 0f16 	cmn.w	r3, #22
    3c98:	6e40      	ldr	r0, [r0, #100]	; 0x64
    3c9a:	d005      	beq.n	3ca8 <z_check_thread_stack_fail+0x1c>
    3c9c:	f1a0 0220 	sub.w	r2, r0, #32
    3ca0:	429a      	cmp	r2, r3
    3ca2:	d805      	bhi.n	3cb0 <z_check_thread_stack_fail+0x24>
    3ca4:	4283      	cmp	r3, r0
    3ca6:	d203      	bcs.n	3cb0 <z_check_thread_stack_fail+0x24>
		return 0;
    3ca8:	4281      	cmp	r1, r0
    3caa:	bf28      	it	cs
    3cac:	2000      	movcs	r0, #0
    3cae:	4770      	bx	lr
    3cb0:	2000      	movs	r0, #0
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
}
    3cb2:	4770      	bx	lr
    3cb4:	20000cf0 	.word	0x20000cf0

00003cb8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    3cb8:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    3cba:	4b09      	ldr	r3, [pc, #36]	; (3ce0 <arch_switch_to_main_thread+0x28>)
    3cbc:	6098      	str	r0, [r3, #8]
{
    3cbe:	460d      	mov	r5, r1
    3cc0:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    3cc2:	f000 fbe9 	bl	4498 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    3cc6:	4620      	mov	r0, r4
    3cc8:	f385 8809 	msr	PSP, r5
    3ccc:	2100      	movs	r1, #0
    3cce:	b663      	cpsie	if
    3cd0:	f381 8811 	msr	BASEPRI, r1
    3cd4:	f3bf 8f6f 	isb	sy
    3cd8:	2200      	movs	r2, #0
    3cda:	2300      	movs	r3, #0
    3cdc:	f005 fab1 	bl	9242 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    3ce0:	20000cf0 	.word	0x20000cf0

00003ce4 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    3ce4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    3ce6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    3ce8:	4a0b      	ldr	r2, [pc, #44]	; (3d18 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    3cea:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    3cec:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    3cee:	bf1e      	ittt	ne
	movne	r1, #0
    3cf0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    3cf2:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    3cf4:	f005 fecb 	blne	9a8e <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    3cf8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    3cfa:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    3cfe:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    3d02:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    3d06:	4905      	ldr	r1, [pc, #20]	; (3d1c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    3d08:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    3d0a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    3d0c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    3d0e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    3d12:	4903      	ldr	r1, [pc, #12]	; (3d20 <_isr_wrapper+0x3c>)
	bx r1
    3d14:	4708      	bx	r1
    3d16:	0000      	.short	0x0000
	ldr r2, =_kernel
    3d18:	20000cf0 	.word	0x20000cf0
	ldr r1, =_sw_isr_table
    3d1c:	00009c80 	.word	0x00009c80
	ldr r1, =z_arm_int_exit
    3d20:	00003d25 	.word	0x00003d25

00003d24 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    3d24:	4b04      	ldr	r3, [pc, #16]	; (3d38 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    3d26:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    3d28:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    3d2a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    3d2c:	d003      	beq.n	3d36 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    3d2e:	4903      	ldr	r1, [pc, #12]	; (3d3c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    3d30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    3d34:	600a      	str	r2, [r1, #0]

00003d36 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    3d36:	4770      	bx	lr
	ldr r3, =_kernel
    3d38:	20000cf0 	.word	0x20000cf0
	ldr r1, =_SCS_ICSR
    3d3c:	e000ed04 	.word	0xe000ed04

00003d40 <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    3d40:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d42:	b085      	sub	sp, #20
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
    3d44:	2400      	movs	r4, #0
    3d46:	4b3b      	ldr	r3, [pc, #236]	; (3e34 <bus_fault.constprop.0+0xf4>)
    3d48:	9302      	str	r3, [sp, #8]
    3d4a:	e9cd 4400 	strd	r4, r4, [sp]
    3d4e:	4623      	mov	r3, r4
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    3d50:	4607      	mov	r7, r0
    3d52:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    3d54:	2201      	movs	r2, #1
    3d56:	4938      	ldr	r1, [pc, #224]	; (3e38 <bus_fault.constprop.0+0xf8>)
    3d58:	4620      	mov	r0, r4
    3d5a:	f005 fb8e 	bl	947a <z_log_msg2_runtime_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    3d5e:	4b37      	ldr	r3, [pc, #220]	; (3e3c <bus_fault.constprop.0+0xfc>)
    3d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3d62:	04db      	lsls	r3, r3, #19
    3d64:	d509      	bpl.n	3d7a <bus_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error");
    3d66:	4b36      	ldr	r3, [pc, #216]	; (3e40 <bus_fault.constprop.0+0x100>)
    3d68:	4933      	ldr	r1, [pc, #204]	; (3e38 <bus_fault.constprop.0+0xf8>)
    3d6a:	9400      	str	r4, [sp, #0]
    3d6c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3d70:	2201      	movs	r2, #1
    3d72:	4623      	mov	r3, r4
    3d74:	4620      	mov	r0, r4
    3d76:	f005 fb80 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    3d7a:	4b30      	ldr	r3, [pc, #192]	; (3e3c <bus_fault.constprop.0+0xfc>)
    3d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3d7e:	051d      	lsls	r5, r3, #20
    3d80:	d509      	bpl.n	3d96 <bus_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
    3d82:	4b30      	ldr	r3, [pc, #192]	; (3e44 <bus_fault.constprop.0+0x104>)
    3d84:	9302      	str	r3, [sp, #8]
    3d86:	2300      	movs	r3, #0
    3d88:	e9cd 3300 	strd	r3, r3, [sp]
    3d8c:	492a      	ldr	r1, [pc, #168]	; (3e38 <bus_fault.constprop.0+0xf8>)
    3d8e:	2201      	movs	r2, #1
    3d90:	4618      	mov	r0, r3
    3d92:	f005 fb72 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    3d96:	4d29      	ldr	r5, [pc, #164]	; (3e3c <bus_fault.constprop.0+0xfc>)
    3d98:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3d9a:	059c      	lsls	r4, r3, #22
    3d9c:	d51e      	bpl.n	3ddc <bus_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Precise data bus error");
    3d9e:	2400      	movs	r4, #0
    3da0:	4b29      	ldr	r3, [pc, #164]	; (3e48 <bus_fault.constprop.0+0x108>)
    3da2:	9302      	str	r3, [sp, #8]
    3da4:	2201      	movs	r2, #1
    3da6:	4623      	mov	r3, r4
    3da8:	4620      	mov	r0, r4
    3daa:	e9cd 4400 	strd	r4, r4, [sp]
    3dae:	4922      	ldr	r1, [pc, #136]	; (3e38 <bus_fault.constprop.0+0xf8>)
    3db0:	f005 fb63 	bl	947a <z_log_msg2_runtime_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    3db4:	6bab      	ldr	r3, [r5, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    3db6:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    3db8:	0410      	lsls	r0, r2, #16
    3dba:	d50f      	bpl.n	3ddc <bus_fault.constprop.0+0x9c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    3dbc:	9303      	str	r3, [sp, #12]
    3dbe:	4b23      	ldr	r3, [pc, #140]	; (3e4c <bus_fault.constprop.0+0x10c>)
    3dc0:	491d      	ldr	r1, [pc, #116]	; (3e38 <bus_fault.constprop.0+0xf8>)
    3dc2:	9400      	str	r4, [sp, #0]
    3dc4:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3dc8:	2201      	movs	r2, #1
    3dca:	4623      	mov	r3, r4
    3dcc:	4620      	mov	r0, r4
    3dce:	f005 fb54 	bl	947a <z_log_msg2_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
    3dd2:	b11f      	cbz	r7, 3ddc <bus_fault.constprop.0+0x9c>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    3dd4:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3dd6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    3dda:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    3ddc:	4b17      	ldr	r3, [pc, #92]	; (3e3c <bus_fault.constprop.0+0xfc>)
    3dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3de0:	0559      	lsls	r1, r3, #21
    3de2:	d509      	bpl.n	3df8 <bus_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Imprecise data bus error");
    3de4:	4b1a      	ldr	r3, [pc, #104]	; (3e50 <bus_fault.constprop.0+0x110>)
    3de6:	9302      	str	r3, [sp, #8]
    3de8:	2300      	movs	r3, #0
    3dea:	e9cd 3300 	strd	r3, r3, [sp]
    3dee:	4912      	ldr	r1, [pc, #72]	; (3e38 <bus_fault.constprop.0+0xf8>)
    3df0:	2201      	movs	r2, #1
    3df2:	4618      	mov	r0, r3
    3df4:	f005 fb41 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    3df8:	4a10      	ldr	r2, [pc, #64]	; (3e3c <bus_fault.constprop.0+0xfc>)
    3dfa:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3dfc:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    3e00:	d012      	beq.n	3e28 <bus_fault.constprop.0+0xe8>
		PR_FAULT_INFO("  Instruction bus error");
    3e02:	4b14      	ldr	r3, [pc, #80]	; (3e54 <bus_fault.constprop.0+0x114>)
    3e04:	9302      	str	r3, [sp, #8]
    3e06:	2300      	movs	r3, #0
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    3e08:	e9cd 3300 	strd	r3, r3, [sp]
    3e0c:	490a      	ldr	r1, [pc, #40]	; (3e38 <bus_fault.constprop.0+0xf8>)
    3e0e:	2201      	movs	r2, #1
    3e10:	4618      	mov	r0, r3
    3e12:	f005 fb32 	bl	947a <z_log_msg2_runtime_create.constprop.0>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3e16:	4a09      	ldr	r2, [pc, #36]	; (3e3c <bus_fault.constprop.0+0xfc>)
    3e18:	6a93      	ldr	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    3e1a:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    3e1c:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    3e20:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    3e22:	7030      	strb	r0, [r6, #0]

	return reason;
}
    3e24:	b005      	add	sp, #20
    3e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    3e28:	6a92      	ldr	r2, [r2, #40]	; 0x28
    3e2a:	0492      	lsls	r2, r2, #18
    3e2c:	d5f3      	bpl.n	3e16 <bus_fault.constprop.0+0xd6>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    3e2e:	4a0a      	ldr	r2, [pc, #40]	; (3e58 <bus_fault.constprop.0+0x118>)
    3e30:	9202      	str	r2, [sp, #8]
    3e32:	e7e9      	b.n	3e08 <bus_fault.constprop.0+0xc8>
    3e34:	0000a9ff 	.word	0x0000a9ff
    3e38:	00009e28 	.word	0x00009e28
    3e3c:	e000ed00 	.word	0xe000ed00
    3e40:	0000aa15 	.word	0x0000aa15
    3e44:	0000aa26 	.word	0x0000aa26
    3e48:	0000aa39 	.word	0x0000aa39
    3e4c:	0000aa52 	.word	0x0000aa52
    3e50:	0000aa67 	.word	0x0000aa67
    3e54:	0000aa82 	.word	0x0000aa82
    3e58:	0000aa9a 	.word	0x0000aa9a

00003e5c <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    3e5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    3e5e:	2400      	movs	r4, #0
    3e60:	4b33      	ldr	r3, [pc, #204]	; (3f30 <usage_fault.constprop.0+0xd4>)
    3e62:	9302      	str	r3, [sp, #8]
    3e64:	e9cd 4400 	strd	r4, r4, [sp]
    3e68:	4623      	mov	r3, r4
    3e6a:	4932      	ldr	r1, [pc, #200]	; (3f34 <usage_fault.constprop.0+0xd8>)
    3e6c:	2201      	movs	r2, #1
    3e6e:	4620      	mov	r0, r4
    3e70:	f005 fb03 	bl	947a <z_log_msg2_runtime_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    3e74:	4b30      	ldr	r3, [pc, #192]	; (3f38 <usage_fault.constprop.0+0xdc>)
    3e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3e78:	019b      	lsls	r3, r3, #6
    3e7a:	d509      	bpl.n	3e90 <usage_fault.constprop.0+0x34>
		PR_FAULT_INFO("  Division by zero");
    3e7c:	4b2f      	ldr	r3, [pc, #188]	; (3f3c <usage_fault.constprop.0+0xe0>)
    3e7e:	492d      	ldr	r1, [pc, #180]	; (3f34 <usage_fault.constprop.0+0xd8>)
    3e80:	9400      	str	r4, [sp, #0]
    3e82:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3e86:	2201      	movs	r2, #1
    3e88:	4623      	mov	r3, r4
    3e8a:	4620      	mov	r0, r4
    3e8c:	f005 faf5 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    3e90:	4b29      	ldr	r3, [pc, #164]	; (3f38 <usage_fault.constprop.0+0xdc>)
    3e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3e94:	01dc      	lsls	r4, r3, #7
    3e96:	d509      	bpl.n	3eac <usage_fault.constprop.0+0x50>
		PR_FAULT_INFO("  Unaligned memory access");
    3e98:	4b29      	ldr	r3, [pc, #164]	; (3f40 <usage_fault.constprop.0+0xe4>)
    3e9a:	9302      	str	r3, [sp, #8]
    3e9c:	2300      	movs	r3, #0
    3e9e:	e9cd 3300 	strd	r3, r3, [sp]
    3ea2:	4924      	ldr	r1, [pc, #144]	; (3f34 <usage_fault.constprop.0+0xd8>)
    3ea4:	2201      	movs	r2, #1
    3ea6:	4618      	mov	r0, r3
    3ea8:	f005 fae7 	bl	947a <z_log_msg2_runtime_create.constprop.0>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    3eac:	4b22      	ldr	r3, [pc, #136]	; (3f38 <usage_fault.constprop.0+0xdc>)
    3eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3eb0:	0318      	lsls	r0, r3, #12
    3eb2:	d509      	bpl.n	3ec8 <usage_fault.constprop.0+0x6c>
		PR_FAULT_INFO("  No coprocessor instructions");
    3eb4:	4b23      	ldr	r3, [pc, #140]	; (3f44 <usage_fault.constprop.0+0xe8>)
    3eb6:	9302      	str	r3, [sp, #8]
    3eb8:	2300      	movs	r3, #0
    3eba:	e9cd 3300 	strd	r3, r3, [sp]
    3ebe:	491d      	ldr	r1, [pc, #116]	; (3f34 <usage_fault.constprop.0+0xd8>)
    3ec0:	2201      	movs	r2, #1
    3ec2:	4618      	mov	r0, r3
    3ec4:	f005 fad9 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    3ec8:	4b1b      	ldr	r3, [pc, #108]	; (3f38 <usage_fault.constprop.0+0xdc>)
    3eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ecc:	0359      	lsls	r1, r3, #13
    3ece:	d509      	bpl.n	3ee4 <usage_fault.constprop.0+0x88>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    3ed0:	4b1d      	ldr	r3, [pc, #116]	; (3f48 <usage_fault.constprop.0+0xec>)
    3ed2:	9302      	str	r3, [sp, #8]
    3ed4:	2300      	movs	r3, #0
    3ed6:	e9cd 3300 	strd	r3, r3, [sp]
    3eda:	4916      	ldr	r1, [pc, #88]	; (3f34 <usage_fault.constprop.0+0xd8>)
    3edc:	2201      	movs	r2, #1
    3ede:	4618      	mov	r0, r3
    3ee0:	f005 facb 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    3ee4:	4b14      	ldr	r3, [pc, #80]	; (3f38 <usage_fault.constprop.0+0xdc>)
    3ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ee8:	039a      	lsls	r2, r3, #14
    3eea:	d509      	bpl.n	3f00 <usage_fault.constprop.0+0xa4>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    3eec:	4b17      	ldr	r3, [pc, #92]	; (3f4c <usage_fault.constprop.0+0xf0>)
    3eee:	9302      	str	r3, [sp, #8]
    3ef0:	2300      	movs	r3, #0
    3ef2:	e9cd 3300 	strd	r3, r3, [sp]
    3ef6:	490f      	ldr	r1, [pc, #60]	; (3f34 <usage_fault.constprop.0+0xd8>)
    3ef8:	2201      	movs	r2, #1
    3efa:	4618      	mov	r0, r3
    3efc:	f005 fabd 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    3f00:	4b0d      	ldr	r3, [pc, #52]	; (3f38 <usage_fault.constprop.0+0xdc>)
    3f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f04:	03db      	lsls	r3, r3, #15
    3f06:	d509      	bpl.n	3f1c <usage_fault.constprop.0+0xc0>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    3f08:	4b11      	ldr	r3, [pc, #68]	; (3f50 <usage_fault.constprop.0+0xf4>)
    3f0a:	9302      	str	r3, [sp, #8]
    3f0c:	2300      	movs	r3, #0
    3f0e:	e9cd 3300 	strd	r3, r3, [sp]
    3f12:	4908      	ldr	r1, [pc, #32]	; (3f34 <usage_fault.constprop.0+0xd8>)
    3f14:	2201      	movs	r2, #1
    3f16:	4618      	mov	r0, r3
    3f18:	f005 faaf 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3f1c:	4a06      	ldr	r2, [pc, #24]	; (3f38 <usage_fault.constprop.0+0xdc>)
    3f1e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f20:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    3f24:	ea6f 4313 	mvn.w	r3, r3, lsr #16

	return reason;
}
    3f28:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    3f2a:	6293      	str	r3, [r2, #40]	; 0x28
}
    3f2c:	b004      	add	sp, #16
    3f2e:	bd10      	pop	{r4, pc}
    3f30:	0000aac9 	.word	0x0000aac9
    3f34:	00009e28 	.word	0x00009e28
    3f38:	e000ed00 	.word	0xe000ed00
    3f3c:	0000aae1 	.word	0x0000aae1
    3f40:	0000aaf4 	.word	0x0000aaf4
    3f44:	0000ab0e 	.word	0x0000ab0e
    3f48:	0000ab2c 	.word	0x0000ab2c
    3f4c:	0000ab51 	.word	0x0000ab51
    3f50:	0000ab6b 	.word	0x0000ab6b

00003f54 <mem_manage_fault>:
{
    3f54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3f58:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** MPU FAULT *****");
    3f5a:	2400      	movs	r4, #0
    3f5c:	4b52      	ldr	r3, [pc, #328]	; (40a8 <mem_manage_fault+0x154>)
    3f5e:	9302      	str	r3, [sp, #8]
    3f60:	e9cd 4400 	strd	r4, r4, [sp]
    3f64:	4623      	mov	r3, r4
{
    3f66:	4680      	mov	r8, r0
    3f68:	4689      	mov	r9, r1
    3f6a:	4616      	mov	r6, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    3f6c:	494f      	ldr	r1, [pc, #316]	; (40ac <mem_manage_fault+0x158>)
    3f6e:	2201      	movs	r2, #1
    3f70:	4620      	mov	r0, r4
    3f72:	f005 fa82 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    3f76:	4b4e      	ldr	r3, [pc, #312]	; (40b0 <mem_manage_fault+0x15c>)
    3f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f7a:	06df      	lsls	r7, r3, #27
    3f7c:	d509      	bpl.n	3f92 <mem_manage_fault+0x3e>
		PR_FAULT_INFO("  Stacking error (context area might be"
    3f7e:	4b4d      	ldr	r3, [pc, #308]	; (40b4 <mem_manage_fault+0x160>)
    3f80:	494a      	ldr	r1, [pc, #296]	; (40ac <mem_manage_fault+0x158>)
    3f82:	9400      	str	r4, [sp, #0]
    3f84:	e9cd 4301 	strd	r4, r3, [sp, #4]
    3f88:	2201      	movs	r2, #1
    3f8a:	4623      	mov	r3, r4
    3f8c:	4620      	mov	r0, r4
    3f8e:	f005 fa74 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    3f92:	4b47      	ldr	r3, [pc, #284]	; (40b0 <mem_manage_fault+0x15c>)
    3f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3f96:	071d      	lsls	r5, r3, #28
    3f98:	d509      	bpl.n	3fae <mem_manage_fault+0x5a>
		PR_FAULT_INFO("  Unstacking error");
    3f9a:	4b47      	ldr	r3, [pc, #284]	; (40b8 <mem_manage_fault+0x164>)
    3f9c:	9302      	str	r3, [sp, #8]
    3f9e:	2300      	movs	r3, #0
    3fa0:	e9cd 3300 	strd	r3, r3, [sp]
    3fa4:	4941      	ldr	r1, [pc, #260]	; (40ac <mem_manage_fault+0x158>)
    3fa6:	2201      	movs	r2, #1
    3fa8:	4618      	mov	r0, r3
    3faa:	f005 fa66 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    3fae:	4d40      	ldr	r5, [pc, #256]	; (40b0 <mem_manage_fault+0x15c>)
    3fb0:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3fb2:	079c      	lsls	r4, r3, #30
    3fb4:	d441      	bmi.n	403a <mem_manage_fault+0xe6>
	uint32_t mmfar = -EINVAL;
    3fb6:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    3fba:	4b3d      	ldr	r3, [pc, #244]	; (40b0 <mem_manage_fault+0x15c>)
    3fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3fbe:	07d9      	lsls	r1, r3, #31
    3fc0:	d509      	bpl.n	3fd6 <mem_manage_fault+0x82>
		PR_FAULT_INFO("  Instruction Access Violation");
    3fc2:	4b3e      	ldr	r3, [pc, #248]	; (40bc <mem_manage_fault+0x168>)
    3fc4:	9302      	str	r3, [sp, #8]
    3fc6:	2300      	movs	r3, #0
    3fc8:	e9cd 3300 	strd	r3, r3, [sp]
    3fcc:	4937      	ldr	r1, [pc, #220]	; (40ac <mem_manage_fault+0x158>)
    3fce:	2201      	movs	r2, #1
    3fd0:	4618      	mov	r0, r3
    3fd2:	f005 fa52 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    3fd6:	4b36      	ldr	r3, [pc, #216]	; (40b0 <mem_manage_fault+0x15c>)
    3fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3fda:	069a      	lsls	r2, r3, #26
    3fdc:	d509      	bpl.n	3ff2 <mem_manage_fault+0x9e>
		PR_FAULT_INFO(
    3fde:	4b38      	ldr	r3, [pc, #224]	; (40c0 <mem_manage_fault+0x16c>)
    3fe0:	9302      	str	r3, [sp, #8]
    3fe2:	2300      	movs	r3, #0
    3fe4:	e9cd 3300 	strd	r3, r3, [sp]
    3fe8:	4930      	ldr	r1, [pc, #192]	; (40ac <mem_manage_fault+0x158>)
    3fea:	2201      	movs	r2, #1
    3fec:	4618      	mov	r0, r3
    3fee:	f005 fa44 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3ff2:	4c2f      	ldr	r4, [pc, #188]	; (40b0 <mem_manage_fault+0x15c>)
    3ff4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3ff6:	06db      	lsls	r3, r3, #27
    3ff8:	d402      	bmi.n	4000 <mem_manage_fault+0xac>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    3ffa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    3ffc:	079d      	lsls	r5, r3, #30
    3ffe:	d550      	bpl.n	40a2 <mem_manage_fault+0x14e>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    4000:	6863      	ldr	r3, [r4, #4]
    4002:	0518      	lsls	r0, r3, #20
    4004:	d54d      	bpl.n	40a2 <mem_manage_fault+0x14e>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    4006:	4641      	mov	r1, r8
    4008:	4638      	mov	r0, r7
    400a:	f7ff fe3f 	bl	3c8c <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    400e:	2800      	cmp	r0, #0
    4010:	d035      	beq.n	407e <mem_manage_fault+0x12a>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    4012:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    4016:	2002      	movs	r0, #2
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    4018:	4b25      	ldr	r3, [pc, #148]	; (40b0 <mem_manage_fault+0x15c>)
    401a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    401c:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    401e:	bf42      	ittt	mi
    4020:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
    4022:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
    4026:	625a      	strmi	r2, [r3, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    4028:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    402a:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
    402e:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    4030:	2300      	movs	r3, #0
    4032:	7033      	strb	r3, [r6, #0]
}
    4034:	b005      	add	sp, #20
    4036:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		PR_FAULT_INFO("  Data Access Violation");
    403a:	2400      	movs	r4, #0
    403c:	4b21      	ldr	r3, [pc, #132]	; (40c4 <mem_manage_fault+0x170>)
    403e:	9302      	str	r3, [sp, #8]
    4040:	4620      	mov	r0, r4
    4042:	4623      	mov	r3, r4
    4044:	e9cd 4400 	strd	r4, r4, [sp]
    4048:	4918      	ldr	r1, [pc, #96]	; (40ac <mem_manage_fault+0x158>)
    404a:	2201      	movs	r2, #1
    404c:	f005 fa15 	bl	947a <z_log_msg2_runtime_create.constprop.0>
		uint32_t temp = SCB->MMFAR;
    4050:	6b6f      	ldr	r7, [r5, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    4052:	6aab      	ldr	r3, [r5, #40]	; 0x28
    4054:	0618      	lsls	r0, r3, #24
    4056:	d5ae      	bpl.n	3fb6 <mem_manage_fault+0x62>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    4058:	4b1b      	ldr	r3, [pc, #108]	; (40c8 <mem_manage_fault+0x174>)
    405a:	4914      	ldr	r1, [pc, #80]	; (40ac <mem_manage_fault+0x158>)
    405c:	9703      	str	r7, [sp, #12]
    405e:	e9cd 4301 	strd	r4, r3, [sp, #4]
    4062:	9400      	str	r4, [sp, #0]
    4064:	4623      	mov	r3, r4
    4066:	2201      	movs	r2, #1
    4068:	4620      	mov	r0, r4
    406a:	f005 fa06 	bl	947a <z_log_msg2_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
    406e:	f1b9 0f00 	cmp.w	r9, #0
    4072:	d0a2      	beq.n	3fba <mem_manage_fault+0x66>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    4074:	6aab      	ldr	r3, [r5, #40]	; 0x28
    4076:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    407a:	62ab      	str	r3, [r5, #40]	; 0x28
    407c:	e79d      	b.n	3fba <mem_manage_fault+0x66>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    407e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4080:	06d9      	lsls	r1, r3, #27
    4082:	d50e      	bpl.n	40a2 <mem_manage_fault+0x14e>
    4084:	4911      	ldr	r1, [pc, #68]	; (40cc <mem_manage_fault+0x178>)
    4086:	4a12      	ldr	r2, [pc, #72]	; (40d0 <mem_manage_fault+0x17c>)
    4088:	4812      	ldr	r0, [pc, #72]	; (40d4 <mem_manage_fault+0x180>)
    408a:	f240 1349 	movw	r3, #329	; 0x149
    408e:	f005 f95b 	bl	9348 <assert_print>
    4092:	4811      	ldr	r0, [pc, #68]	; (40d8 <mem_manage_fault+0x184>)
    4094:	f005 f958 	bl	9348 <assert_print>
    4098:	480d      	ldr	r0, [pc, #52]	; (40d0 <mem_manage_fault+0x17c>)
    409a:	f240 1149 	movw	r1, #329	; 0x149
    409e:	f005 f94c 	bl	933a <assert_post_action>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    40a2:	2000      	movs	r0, #0
    40a4:	e7b8      	b.n	4018 <mem_manage_fault+0xc4>
    40a6:	bf00      	nop
    40a8:	0000ab96 	.word	0x0000ab96
    40ac:	00009e28 	.word	0x00009e28
    40b0:	e000ed00 	.word	0xe000ed00
    40b4:	0000abac 	.word	0x0000abac
    40b8:	0000aa26 	.word	0x0000aa26
    40bc:	0000ac0d 	.word	0x0000ac0d
    40c0:	0000aa9a 	.word	0x0000aa9a
    40c4:	0000abdf 	.word	0x0000abdf
    40c8:	0000abf7 	.word	0x0000abf7
    40cc:	0000ac66 	.word	0x0000ac66
    40d0:	0000ac2c 	.word	0x0000ac2c
    40d4:	0000a246 	.word	0x0000a246
    40d8:	0000acb0 	.word	0x0000acb0

000040dc <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    40dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    40e0:	4b83      	ldr	r3, [pc, #524]	; (42f0 <z_arm_fault+0x214>)
    40e2:	685f      	ldr	r7, [r3, #4]
{
    40e4:	b090      	sub	sp, #64	; 0x40
    40e6:	4604      	mov	r4, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    40e8:	f3c7 0608 	ubfx	r6, r7, #0, #9
    40ec:	2300      	movs	r3, #0
    40ee:	f383 8811 	msr	BASEPRI, r3
    40f2:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    40f6:	f002 407f 	and.w	r0, r2, #4278190080	; 0xff000000
    40fa:	f1b0 4f7f 	cmp.w	r0, #4278190080	; 0xff000000
    40fe:	d10c      	bne.n	411a <z_arm_fault+0x3e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    4100:	f002 000c 	and.w	r0, r2, #12
    4104:	2808      	cmp	r0, #8
    4106:	d11a      	bne.n	413e <z_arm_fault+0x62>
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    4108:	4a7a      	ldr	r2, [pc, #488]	; (42f4 <z_arm_fault+0x218>)
    410a:	497b      	ldr	r1, [pc, #492]	; (42f8 <z_arm_fault+0x21c>)
    410c:	9300      	str	r3, [sp, #0]
    410e:	e9cd 3201 	strd	r3, r2, [sp, #4]
    4112:	4618      	mov	r0, r3
    4114:	2201      	movs	r2, #1
    4116:	f005 f9b0 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	*nested_exc = false;
    411a:	2500      	movs	r5, #0

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    411c:	4a77      	ldr	r2, [pc, #476]	; (42fc <z_arm_fault+0x220>)
    411e:	4978      	ldr	r1, [pc, #480]	; (4300 <z_arm_fault+0x224>)
    4120:	4878      	ldr	r0, [pc, #480]	; (4304 <z_arm_fault+0x228>)
    4122:	f240 33fb 	movw	r3, #1019	; 0x3fb
    4126:	f005 f90f 	bl	9348 <assert_print>
    412a:	4877      	ldr	r0, [pc, #476]	; (4308 <z_arm_fault+0x22c>)
    412c:	f005 f90c 	bl	9348 <assert_print>
    4130:	4872      	ldr	r0, [pc, #456]	; (42fc <z_arm_fault+0x220>)
    4132:	f240 31fb 	movw	r1, #1019	; 0x3fb
    4136:	f005 f900 	bl	933a <assert_post_action>
    413a:	2400      	movs	r4, #0
    413c:	e006      	b.n	414c <z_arm_fault+0x70>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    413e:	0712      	lsls	r2, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
    4140:	bf46      	itte	mi
    4142:	460c      	movmi	r4, r1
	*nested_exc = false;
    4144:	461d      	movmi	r5, r3
			*nested_exc = true;
    4146:	2501      	movpl	r5, #1
	__ASSERT(esf != NULL,
    4148:	2c00      	cmp	r4, #0
    414a:	d0e7      	beq.n	411c <z_arm_fault+0x40>
	*recoverable = false;
    414c:	f04f 0800 	mov.w	r8, #0
	switch (fault) {
    4150:	1ef3      	subs	r3, r6, #3
	*recoverable = false;
    4152:	f88d 801f 	strb.w	r8, [sp, #31]
	switch (fault) {
    4156:	2b09      	cmp	r3, #9
    4158:	f200 80b0 	bhi.w	42bc <z_arm_fault+0x1e0>
    415c:	e8df f003 	tbb	[pc, r3]
    4160:	83a8a405 	.word	0x83a8a405
    4164:	aeaeaeae 	.word	0xaeaeaeae
    4168:	acae      	.short	0xacae
	PR_FAULT_INFO("***** HARD FAULT *****");
    416a:	4b68      	ldr	r3, [pc, #416]	; (430c <z_arm_fault+0x230>)
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    416c:	4f60      	ldr	r7, [pc, #384]	; (42f0 <z_arm_fault+0x214>)
	PR_FAULT_INFO("***** HARD FAULT *****");
    416e:	4962      	ldr	r1, [pc, #392]	; (42f8 <z_arm_fault+0x21c>)
    4170:	f8cd 8000 	str.w	r8, [sp]
    4174:	e9cd 8301 	strd	r8, r3, [sp, #4]
    4178:	2300      	movs	r3, #0
    417a:	2201      	movs	r2, #1
    417c:	4618      	mov	r0, r3
    417e:	f005 f97c 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    4182:	6afe      	ldr	r6, [r7, #44]	; 0x2c
	*recoverable = false;
    4184:	f88d 801f 	strb.w	r8, [sp, #31]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    4188:	f016 0602 	ands.w	r6, r6, #2
    418c:	d00c      	beq.n	41a8 <z_arm_fault+0xcc>
		PR_EXC("  Bus fault on vector table read");
    418e:	4b60      	ldr	r3, [pc, #384]	; (4310 <z_arm_fault+0x234>)
    4190:	f8cd 8000 	str.w	r8, [sp]
    4194:	e9cd 8301 	strd	r8, r3, [sp, #4]
    4198:	2300      	movs	r3, #0
    419a:	4957      	ldr	r1, [pc, #348]	; (42f8 <z_arm_fault+0x21c>)
    419c:	2201      	movs	r2, #1
    419e:	4618      	mov	r0, r3
    41a0:	f005 f96b 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    41a4:	2200      	movs	r2, #0
    41a6:	e028      	b.n	41fa <z_arm_fault+0x11e>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    41a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    41aa:	2b00      	cmp	r3, #0
    41ac:	da04      	bge.n	41b8 <z_arm_fault+0xdc>
		PR_EXC("  Debug event");
    41ae:	4b59      	ldr	r3, [pc, #356]	; (4314 <z_arm_fault+0x238>)
    41b0:	9600      	str	r6, [sp, #0]
    41b2:	e9cd 6301 	strd	r6, r3, [sp, #4]
    41b6:	e7ef      	b.n	4198 <z_arm_fault+0xbc>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    41b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    41ba:	005b      	lsls	r3, r3, #1
    41bc:	d567      	bpl.n	428e <z_arm_fault+0x1b2>
		PR_EXC("  Fault escalation (see below)");
    41be:	4b56      	ldr	r3, [pc, #344]	; (4318 <z_arm_fault+0x23c>)
    41c0:	494d      	ldr	r1, [pc, #308]	; (42f8 <z_arm_fault+0x21c>)
    41c2:	9600      	str	r6, [sp, #0]
    41c4:	e9cd 6301 	strd	r6, r3, [sp, #4]
    41c8:	2201      	movs	r2, #1
    41ca:	4633      	mov	r3, r6
    41cc:	4630      	mov	r0, r6
    41ce:	f005 f954 	bl	947a <z_log_msg2_runtime_create.constprop.0>
	uint16_t fault_insn = *(ret_addr - 1);
    41d2:	69a3      	ldr	r3, [r4, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    41d4:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    41d8:	f64d 7302 	movw	r3, #57090	; 0xdf02
    41dc:	429a      	cmp	r2, r3
    41de:	d12c      	bne.n	423a <z_arm_fault+0x15e>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    41e0:	6823      	ldr	r3, [r4, #0]
    41e2:	9303      	str	r3, [sp, #12]
    41e4:	4b4d      	ldr	r3, [pc, #308]	; (431c <z_arm_fault+0x240>)
    41e6:	4944      	ldr	r1, [pc, #272]	; (42f8 <z_arm_fault+0x21c>)
    41e8:	9600      	str	r6, [sp, #0]
    41ea:	e9cd 6301 	strd	r6, r3, [sp, #4]
    41ee:	2201      	movs	r2, #1
    41f0:	4633      	mov	r3, r6
    41f2:	4630      	mov	r0, r6
    41f4:	f005 f941 	bl	947a <z_log_msg2_runtime_create.constprop.0>
			reason = esf->basic.r0;
    41f8:	6822      	ldr	r2, [r4, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    41fa:	f89d 301f 	ldrb.w	r3, [sp, #31]
    41fe:	b9cb      	cbnz	r3, 4234 <z_arm_fault+0x158>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    4200:	ae08      	add	r6, sp, #32
    4202:	f104 0720 	add.w	r7, r4, #32
    4206:	6820      	ldr	r0, [r4, #0]
    4208:	6861      	ldr	r1, [r4, #4]
    420a:	4633      	mov	r3, r6
    420c:	c303      	stmia	r3!, {r0, r1}
    420e:	3408      	adds	r4, #8
    4210:	42bc      	cmp	r4, r7
    4212:	461e      	mov	r6, r3
    4214:	d1f7      	bne.n	4206 <z_arm_fault+0x12a>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    4216:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4218:	2d00      	cmp	r5, #0
    421a:	d063      	beq.n	42e4 <z_arm_fault+0x208>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    421c:	f3c3 0108 	ubfx	r1, r3, #0, #9
    4220:	b921      	cbnz	r1, 422c <z_arm_fault+0x150>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    4222:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    4226:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    422a:	930f      	str	r3, [sp, #60]	; 0x3c
	}

	z_arm_fatal_error(reason, &esf_copy);
    422c:	a908      	add	r1, sp, #32
    422e:	4610      	mov	r0, r2
    4230:	f7ff fbfc 	bl	3a2c <z_arm_fatal_error>
}
    4234:	b010      	add	sp, #64	; 0x40
    4236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else if (SCB_MMFSR != 0) {
    423a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
    423e:	b133      	cbz	r3, 424e <z_arm_fault+0x172>
			reason = mem_manage_fault(esf, 1, recoverable);
    4240:	f10d 021f 	add.w	r2, sp, #31
    4244:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    4246:	4620      	mov	r0, r4
    4248:	f7ff fe84 	bl	3f54 <mem_manage_fault>
    424c:	e00d      	b.n	426a <z_arm_fault+0x18e>
		} else if (SCB_BFSR != 0) {
    424e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
    4252:	b12b      	cbz	r3, 4260 <z_arm_fault+0x184>
			reason = bus_fault(esf, 1, recoverable);
    4254:	f10d 011f 	add.w	r1, sp, #31
    4258:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    425a:	f7ff fd71 	bl	3d40 <bus_fault.constprop.0>
    425e:	e004      	b.n	426a <z_arm_fault+0x18e>
		} else if (SCB_UFSR != 0) {
    4260:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
    4262:	b29b      	uxth	r3, r3
    4264:	b11b      	cbz	r3, 426e <z_arm_fault+0x192>
			reason = usage_fault(esf);
    4266:	f7ff fdf9 	bl	3e5c <usage_fault.constprop.0>
    426a:	4602      	mov	r2, r0
    426c:	e7c5      	b.n	41fa <z_arm_fault+0x11e>
			__ASSERT(0,
    426e:	492c      	ldr	r1, [pc, #176]	; (4320 <z_arm_fault+0x244>)
    4270:	4a22      	ldr	r2, [pc, #136]	; (42fc <z_arm_fault+0x220>)
    4272:	4824      	ldr	r0, [pc, #144]	; (4304 <z_arm_fault+0x228>)
    4274:	f240 23cd 	movw	r3, #717	; 0x2cd
    4278:	f005 f866 	bl	9348 <assert_print>
    427c:	4829      	ldr	r0, [pc, #164]	; (4324 <z_arm_fault+0x248>)
    427e:	f005 f863 	bl	9348 <assert_print>
    4282:	f240 21cd 	movw	r1, #717	; 0x2cd
		__ASSERT(0,
    4286:	481d      	ldr	r0, [pc, #116]	; (42fc <z_arm_fault+0x220>)
    4288:	f005 f857 	bl	933a <assert_post_action>
    428c:	e78a      	b.n	41a4 <z_arm_fault+0xc8>
    428e:	4924      	ldr	r1, [pc, #144]	; (4320 <z_arm_fault+0x244>)
    4290:	4a1a      	ldr	r2, [pc, #104]	; (42fc <z_arm_fault+0x220>)
    4292:	481c      	ldr	r0, [pc, #112]	; (4304 <z_arm_fault+0x228>)
    4294:	f240 23d1 	movw	r3, #721	; 0x2d1
    4298:	f005 f856 	bl	9348 <assert_print>
    429c:	4822      	ldr	r0, [pc, #136]	; (4328 <z_arm_fault+0x24c>)
    429e:	f005 f853 	bl	9348 <assert_print>
    42a2:	f240 21d1 	movw	r1, #721	; 0x2d1
    42a6:	e7ee      	b.n	4286 <z_arm_fault+0x1aa>
		reason = mem_manage_fault(esf, 0, recoverable);
    42a8:	f10d 021f 	add.w	r2, sp, #31
    42ac:	2100      	movs	r1, #0
    42ae:	e7ca      	b.n	4246 <z_arm_fault+0x16a>
		reason = bus_fault(esf, 0, recoverable);
    42b0:	f10d 011f 	add.w	r1, sp, #31
    42b4:	2000      	movs	r0, #0
    42b6:	e7d0      	b.n	425a <z_arm_fault+0x17e>
	PR_FAULT_INFO(
    42b8:	4b1c      	ldr	r3, [pc, #112]	; (432c <z_arm_fault+0x250>)
    42ba:	e769      	b.n	4190 <z_arm_fault+0xb4>
	PR_FAULT_INFO("***** %s %d) *****",
    42bc:	4a1c      	ldr	r2, [pc, #112]	; (4330 <z_arm_fault+0x254>)
    42be:	4b1d      	ldr	r3, [pc, #116]	; (4334 <z_arm_fault+0x258>)
    42c0:	490d      	ldr	r1, [pc, #52]	; (42f8 <z_arm_fault+0x21c>)
    42c2:	f417 7ff8 	tst.w	r7, #496	; 0x1f0
    42c6:	bf18      	it	ne
    42c8:	4613      	movne	r3, r2
    42ca:	3e10      	subs	r6, #16
    42cc:	e9cd 3603 	strd	r3, r6, [sp, #12]
    42d0:	4b19      	ldr	r3, [pc, #100]	; (4338 <z_arm_fault+0x25c>)
    42d2:	9302      	str	r3, [sp, #8]
    42d4:	2300      	movs	r3, #0
    42d6:	e9cd 3300 	strd	r3, r3, [sp]
    42da:	2201      	movs	r2, #1
    42dc:	4618      	mov	r0, r3
    42de:	f005 f8cc 	bl	947a <z_log_msg2_runtime_create.constprop.0>
}
    42e2:	e75f      	b.n	41a4 <z_arm_fault+0xc8>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    42e4:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    42e8:	f023 0301 	bic.w	r3, r3, #1
    42ec:	e79d      	b.n	422a <z_arm_fault+0x14e>
    42ee:	bf00      	nop
    42f0:	e000ed00 	.word	0xe000ed00
    42f4:	0000ad01 	.word	0x0000ad01
    42f8:	00009e28 	.word	0x00009e28
    42fc:	0000ac2c 	.word	0x0000ac2c
    4300:	0000ad2c 	.word	0x0000ad2c
    4304:	0000a246 	.word	0x0000a246
    4308:	0000ad3f 	.word	0x0000ad3f
    430c:	0000ad7d 	.word	0x0000ad7d
    4310:	0000ad94 	.word	0x0000ad94
    4314:	0000adb5 	.word	0x0000adb5
    4318:	0000adc3 	.word	0x0000adc3
    431c:	0000ade2 	.word	0x0000ade2
    4320:	0000a378 	.word	0x0000a378
    4324:	0000adfe 	.word	0x0000adfe
    4328:	0000ae22 	.word	0x0000ae22
    432c:	0000ae52 	.word	0x0000ae52
    4330:	0000ace8 	.word	0x0000ace8
    4334:	0000acd3 	.word	0x0000acd3
    4338:	0000ae76 	.word	0x0000ae76

0000433c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    433c:	4a02      	ldr	r2, [pc, #8]	; (4348 <z_arm_fault_init+0xc>)
    433e:	6953      	ldr	r3, [r2, #20]
    4340:	f043 0310 	orr.w	r3, r3, #16
    4344:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    4346:	4770      	bx	lr
    4348:	e000ed00 	.word	0xe000ed00

0000434c <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    434c:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    4350:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    4354:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    4356:	4672      	mov	r2, lr
	bl z_arm_fault
    4358:	f7ff fec0 	bl	40dc <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    435c:	bd01      	pop	{r0, pc}
    435e:	bf00      	nop

00004360 <z_arm_interrupt_init>:
    4360:	4804      	ldr	r0, [pc, #16]	; (4374 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    4362:	2300      	movs	r3, #0
    4364:	2120      	movs	r1, #32
    4366:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    4368:	3301      	adds	r3, #1
    436a:	2b30      	cmp	r3, #48	; 0x30
    436c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    4370:	d1f9      	bne.n	4366 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    4372:	4770      	bx	lr
    4374:	e000e100 	.word	0xe000e100

00004378 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    4378:	2000      	movs	r0, #0
    msr CONTROL, r0
    437a:	f380 8814 	msr	CONTROL, r0
    isb
    437e:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    4382:	f005 fbff 	bl	9b84 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    4386:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    4388:	490d      	ldr	r1, [pc, #52]	; (43c0 <__start+0x48>)
    str r0, [r1]
    438a:	6008      	str	r0, [r1, #0]
    dsb
    438c:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    4390:	480c      	ldr	r0, [pc, #48]	; (43c4 <__start+0x4c>)
    msr msp, r0
    4392:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    4396:	f000 f82b 	bl	43f0 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    439a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    439c:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    43a0:	4809      	ldr	r0, [pc, #36]	; (43c8 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    43a2:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    43a6:	1840      	adds	r0, r0, r1
    msr PSP, r0
    43a8:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    43ac:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    43b0:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    43b2:	4308      	orrs	r0, r1
    msr CONTROL, r0
    43b4:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    43b8:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    43bc:	f7ff fbda 	bl	3b74 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    43c0:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    43c4:	20003140 	.word	0x20003140
    ldr r0, =z_interrupt_stacks
    43c8:	200023c0 	.word	0x200023c0

000043cc <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    43cc:	4907      	ldr	r1, [pc, #28]	; (43ec <z_arm_clear_arm_mpu_config+0x20>)
    43ce:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

	for (i = 0; i < num_regions; i++) {
    43d2:	2300      	movs	r3, #0
	int num_regions =
    43d4:	f3c2 2207 	ubfx	r2, r2, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    43d8:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    43da:	4293      	cmp	r3, r2
    43dc:	db00      	blt.n	43e0 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
    43de:	4770      	bx	lr
  MPU->RNR = rnr;
    43e0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  MPU->RASR = 0U;
    43e4:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
    43e8:	3301      	adds	r3, #1
    43ea:	e7f6      	b.n	43da <z_arm_clear_arm_mpu_config+0xe>
    43ec:	e000ed00 	.word	0xe000ed00

000043f0 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    43f0:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    43f2:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    43f4:	2300      	movs	r3, #0
    43f6:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    43fa:	f7ff ffe7 	bl	43cc <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    43fe:	4b14      	ldr	r3, [pc, #80]	; (4450 <z_arm_init_arch_hw_at_boot+0x60>)
    4400:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    4404:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    4408:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    440c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    4410:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    4414:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    4418:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    441c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    4420:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    4424:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    4428:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    442c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    4430:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    4434:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    4438:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    443c:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    4440:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    4444:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    4446:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    444a:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    444e:	bd08      	pop	{r3, pc}
    4450:	e000e100 	.word	0xe000e100

00004454 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    4454:	4b08      	ldr	r3, [pc, #32]	; (4478 <z_impl_k_thread_abort+0x24>)
    4456:	689b      	ldr	r3, [r3, #8]
    4458:	4283      	cmp	r3, r0
    445a:	d10b      	bne.n	4474 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    445c:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    4460:	b143      	cbz	r3, 4474 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    4462:	4b06      	ldr	r3, [pc, #24]	; (447c <z_impl_k_thread_abort+0x28>)
    4464:	685a      	ldr	r2, [r3, #4]
    4466:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    446a:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    446c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    446e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    4472:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
    4474:	f004 b81c 	b.w	84b0 <z_thread_abort>
    4478:	20000cf0 	.word	0x20000cf0
    447c:	e000ed00 	.word	0xe000ed00

00004480 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    4480:	4b02      	ldr	r3, [pc, #8]	; (448c <z_arm_configure_static_mpu_regions+0xc>)
    4482:	4a03      	ldr	r2, [pc, #12]	; (4490 <z_arm_configure_static_mpu_regions+0x10>)
    4484:	4803      	ldr	r0, [pc, #12]	; (4494 <z_arm_configure_static_mpu_regions+0x14>)
    4486:	2101      	movs	r1, #1
    4488:	f000 b886 	b.w	4598 <arm_core_mpu_configure_static_mpu_regions>
    448c:	20040000 	.word	0x20040000
    4490:	20000000 	.word	0x20000000
    4494:	00009fc8 	.word	0x00009fc8

00004498 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    4498:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    449a:	4b05      	ldr	r3, [pc, #20]	; (44b0 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    449c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    449e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    44a0:	4a04      	ldr	r2, [pc, #16]	; (44b4 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    44a2:	2120      	movs	r1, #32
    44a4:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    44a8:	4618      	mov	r0, r3
    44aa:	2101      	movs	r1, #1
    44ac:	f000 b89c 	b.w	45e8 <arm_core_mpu_configure_dynamic_mpu_regions>
    44b0:	20000b9c 	.word	0x20000b9c
    44b4:	150b0000 	.word	0x150b0000

000044b8 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    44b8:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    44ba:	4e28      	ldr	r6, [pc, #160]	; (455c <mpu_configure_regions+0xa4>)
    44bc:	b085      	sub	sp, #20
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    44be:	2500      	movs	r5, #0
    44c0:	428d      	cmp	r5, r1
    44c2:	da15      	bge.n	44f0 <mpu_configure_regions+0x38>
		if (regions[i].size == 0U) {
    44c4:	6844      	ldr	r4, [r0, #4]
    44c6:	2c00      	cmp	r4, #0
    44c8:	d045      	beq.n	4556 <mpu_configure_regions+0x9e>
			continue;
		}
		/* Non-empty region. */

		if (do_sanity_check &&
    44ca:	b1d3      	cbz	r3, 4502 <mpu_configure_regions+0x4a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    44cc:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    44d0:	ea14 0f0c 	tst.w	r4, ip
    44d4:	d00f      	beq.n	44f6 <mpu_configure_regions+0x3e>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
    44d6:	4b22      	ldr	r3, [pc, #136]	; (4560 <mpu_configure_regions+0xa8>)
    44d8:	9503      	str	r5, [sp, #12]
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    44da:	9302      	str	r3, [sp, #8]
    44dc:	2300      	movs	r3, #0
    44de:	2201      	movs	r2, #1
    44e0:	e9cd 3300 	strd	r3, r3, [sp]
    44e4:	491f      	ldr	r1, [pc, #124]	; (4564 <mpu_configure_regions+0xac>)
    44e6:	4618      	mov	r0, r3
    44e8:	f004 ffd7 	bl	949a <z_log_msg2_runtime_create.constprop.0>
			return -EINVAL;
    44ec:	f06f 0215 	mvn.w	r2, #21
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    44f0:	4610      	mov	r0, r2
    44f2:	b005      	add	sp, #20
    44f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		&&
    44f6:	2c1f      	cmp	r4, #31
    44f8:	d9ed      	bls.n	44d6 <mpu_configure_regions+0x1e>
		((part->start & (part->size - 1U)) == 0U);
    44fa:	6807      	ldr	r7, [r0, #0]
		&&
    44fc:	ea1c 0f07 	tst.w	ip, r7
    4500:	d1e9      	bne.n	44d6 <mpu_configure_regions+0x1e>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    4502:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    4504:	6807      	ldr	r7, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4506:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    450a:	fa5f fe82 	uxtb.w	lr, r2
	if (size <= 32U) {
    450e:	d910      	bls.n	4532 <mpu_configure_regions+0x7a>
	if (size > (1UL << 31)) {
    4510:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    4514:	d80f      	bhi.n	4536 <mpu_configure_regions+0x7e>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    4516:	3c01      	subs	r4, #1
    4518:	fab4 f484 	clz	r4, r4
    451c:	f1c4 041f 	rsb	r4, r4, #31
    4520:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    4522:	f1be 0f07 	cmp.w	lr, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4526:	ea4c 0c04 	orr.w	ip, ip, r4
    452a:	d906      	bls.n	453a <mpu_configure_regions+0x82>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    452c:	4b0e      	ldr	r3, [pc, #56]	; (4568 <mpu_configure_regions+0xb0>)
    452e:	9203      	str	r2, [sp, #12]
    4530:	e7d3      	b.n	44da <mpu_configure_regions+0x22>
		return REGION_32B;
    4532:	2408      	movs	r4, #8
    4534:	e7f5      	b.n	4522 <mpu_configure_regions+0x6a>
		return REGION_4G;
    4536:	243e      	movs	r4, #62	; 0x3e
    4538:	e7f3      	b.n	4522 <mpu_configure_regions+0x6a>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    453a:	f027 041f 	bic.w	r4, r7, #31
				| MPU_RBAR_VALID_Msk | index;
    453e:	4314      	orrs	r4, r2
    4540:	f044 0410 	orr.w	r4, r4, #16
    4544:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    4548:	f8c6 409c 	str.w	r4, [r6, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    454c:	f04c 0401 	orr.w	r4, ip, #1
    4550:	f8c6 40a0 	str.w	r4, [r6, #160]	; 0xa0
		reg_index++;
    4554:	3201      	adds	r2, #1
	for (i = 0; i < regions_num; i++) {
    4556:	3501      	adds	r5, #1
    4558:	300c      	adds	r0, #12
    455a:	e7b1      	b.n	44c0 <mpu_configure_regions+0x8>
    455c:	e000ed00 	.word	0xe000ed00
    4560:	0000ae8d 	.word	0x0000ae8d
    4564:	00009e20 	.word	0x00009e20
    4568:	0000aeb0 	.word	0x0000aeb0

0000456c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    456c:	4b04      	ldr	r3, [pc, #16]	; (4580 <arm_core_mpu_enable+0x14>)
    456e:	2205      	movs	r2, #5
    4570:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    4574:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4578:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    457c:	4770      	bx	lr
    457e:	bf00      	nop
    4580:	e000ed00 	.word	0xe000ed00

00004584 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    4584:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    4588:	4b02      	ldr	r3, [pc, #8]	; (4594 <arm_core_mpu_disable+0x10>)
    458a:	2200      	movs	r2, #0
    458c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    4590:	4770      	bx	lr
    4592:	bf00      	nop
    4594:	e000ed00 	.word	0xe000ed00

00004598 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    4598:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    459a:	4d0e      	ldr	r5, [pc, #56]	; (45d4 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    459c:	2301      	movs	r3, #1
    459e:	782a      	ldrb	r2, [r5, #0]
    45a0:	460c      	mov	r4, r1
    45a2:	f7ff ff89 	bl	44b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    45a6:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    45a8:	3016      	adds	r0, #22
    45aa:	d111      	bne.n	45d0 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    45ac:	f240 1311 	movw	r3, #273	; 0x111
    45b0:	4a09      	ldr	r2, [pc, #36]	; (45d8 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    45b2:	490a      	ldr	r1, [pc, #40]	; (45dc <arm_core_mpu_configure_static_mpu_regions+0x44>)
    45b4:	480a      	ldr	r0, [pc, #40]	; (45e0 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    45b6:	f004 fec7 	bl	9348 <assert_print>
    45ba:	4621      	mov	r1, r4
    45bc:	4809      	ldr	r0, [pc, #36]	; (45e4 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    45be:	f004 fec3 	bl	9348 <assert_print>
			regions_num);
	}
}
    45c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    45c6:	4804      	ldr	r0, [pc, #16]	; (45d8 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    45c8:	f240 1111 	movw	r1, #273	; 0x111
    45cc:	f004 beb5 	b.w	933a <assert_post_action>
}
    45d0:	bd38      	pop	{r3, r4, r5, pc}
    45d2:	bf00      	nop
    45d4:	20000f17 	.word	0x20000f17
    45d8:	0000aed6 	.word	0x0000aed6
    45dc:	0000a378 	.word	0x0000a378
    45e0:	0000a246 	.word	0x0000a246
    45e4:	0000af0d 	.word	0x0000af0d

000045e8 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    45e8:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    45ea:	4a13      	ldr	r2, [pc, #76]	; (4638 <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
    45ec:	2300      	movs	r3, #0
    45ee:	7812      	ldrb	r2, [r2, #0]
    45f0:	460c      	mov	r4, r1
    45f2:	f7ff ff61 	bl	44b8 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    45f6:	f110 0f16 	cmn.w	r0, #22
    45fa:	d004      	beq.n	4606 <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
  MPU->RNR = rnr;
    45fc:	4b0f      	ldr	r3, [pc, #60]	; (463c <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
  MPU->RASR = 0U;
    45fe:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    4600:	2807      	cmp	r0, #7
    4602:	dd12      	ble.n	462a <arm_core_mpu_configure_dynamic_mpu_regions+0x42>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    4604:	bd10      	pop	{r4, pc}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    4606:	4a0e      	ldr	r2, [pc, #56]	; (4640 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    4608:	490e      	ldr	r1, [pc, #56]	; (4644 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    460a:	480f      	ldr	r0, [pc, #60]	; (4648 <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    460c:	f44f 7398 	mov.w	r3, #304	; 0x130
    4610:	f004 fe9a 	bl	9348 <assert_print>
    4614:	4621      	mov	r1, r4
    4616:	480d      	ldr	r0, [pc, #52]	; (464c <arm_core_mpu_configure_dynamic_mpu_regions+0x64>)
    4618:	f004 fe96 	bl	9348 <assert_print>
}
    461c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    4620:	4807      	ldr	r0, [pc, #28]	; (4640 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    4622:	f44f 7198 	mov.w	r1, #304	; 0x130
    4626:	f004 be88 	b.w	933a <assert_post_action>
  MPU->RNR = rnr;
    462a:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
  MPU->RASR = 0U;
    462e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    4632:	3001      	adds	r0, #1
    4634:	e7e4      	b.n	4600 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
    4636:	bf00      	nop
    4638:	20000f17 	.word	0x20000f17
    463c:	e000ed00 	.word	0xe000ed00
    4640:	0000aed6 	.word	0x0000aed6
    4644:	0000a378 	.word	0x0000a378
    4648:	0000a246 	.word	0x0000a246
    464c:	0000af39 	.word	0x0000af39

00004650 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    4650:	4928      	ldr	r1, [pc, #160]	; (46f4 <z_arm_mpu_init+0xa4>)
{
    4652:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    4654:	680c      	ldr	r4, [r1, #0]
    4656:	2c08      	cmp	r4, #8
    4658:	d913      	bls.n	4682 <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    465a:	f44f 73a4 	mov.w	r3, #328	; 0x148
    465e:	4a26      	ldr	r2, [pc, #152]	; (46f8 <z_arm_mpu_init+0xa8>)
    4660:	4926      	ldr	r1, [pc, #152]	; (46fc <z_arm_mpu_init+0xac>)
    4662:	4827      	ldr	r0, [pc, #156]	; (4700 <z_arm_mpu_init+0xb0>)
    4664:	f004 fe70 	bl	9348 <assert_print>
    4668:	4826      	ldr	r0, [pc, #152]	; (4704 <z_arm_mpu_init+0xb4>)
    466a:	2208      	movs	r2, #8
    466c:	4621      	mov	r1, r4
    466e:	f004 fe6b 	bl	9348 <assert_print>
    4672:	4821      	ldr	r0, [pc, #132]	; (46f8 <z_arm_mpu_init+0xa8>)
    4674:	f44f 71a4 	mov.w	r1, #328	; 0x148
    4678:	f004 fe5f 	bl	933a <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    467c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    4680:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    4682:	f7ff ff7f 	bl	4584 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    4686:	6848      	ldr	r0, [r1, #4]
    4688:	491f      	ldr	r1, [pc, #124]	; (4708 <z_arm_mpu_init+0xb8>)
    468a:	2200      	movs	r2, #0
    468c:	4294      	cmp	r4, r2
    468e:	f100 000c 	add.w	r0, r0, #12
    4692:	d10b      	bne.n	46ac <z_arm_mpu_init+0x5c>
	static_regions_num = mpu_config.num_regions;
    4694:	4b1d      	ldr	r3, [pc, #116]	; (470c <z_arm_mpu_init+0xbc>)
    4696:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    4698:	f7ff ff68 	bl	456c <arm_core_mpu_enable>
	__ASSERT(
    469c:	f8d1 3090 	ldr.w	r3, [r1, #144]	; 0x90
    46a0:	f3c3 2307 	ubfx	r3, r3, #8, #8
    46a4:	2b08      	cmp	r3, #8
    46a6:	d114      	bne.n	46d2 <z_arm_mpu_init+0x82>
	return 0;
    46a8:	2000      	movs	r0, #0
    46aa:	e7e9      	b.n	4680 <z_arm_mpu_init+0x30>
    46ac:	f8c1 2098 	str.w	r2, [r1, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    46b0:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    46b4:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    46b8:	4313      	orrs	r3, r2
    46ba:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    46be:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    46c2:	f850 3c04 	ldr.w	r3, [r0, #-4]
    46c6:	f043 0301 	orr.w	r3, r3, #1
    46ca:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    46ce:	3201      	adds	r2, #1
    46d0:	e7dc      	b.n	468c <z_arm_mpu_init+0x3c>
	__ASSERT(
    46d2:	4a09      	ldr	r2, [pc, #36]	; (46f8 <z_arm_mpu_init+0xa8>)
    46d4:	490e      	ldr	r1, [pc, #56]	; (4710 <z_arm_mpu_init+0xc0>)
    46d6:	480a      	ldr	r0, [pc, #40]	; (4700 <z_arm_mpu_init+0xb0>)
    46d8:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    46dc:	f004 fe34 	bl	9348 <assert_print>
    46e0:	480c      	ldr	r0, [pc, #48]	; (4714 <z_arm_mpu_init+0xc4>)
    46e2:	f004 fe31 	bl	9348 <assert_print>
    46e6:	4804      	ldr	r0, [pc, #16]	; (46f8 <z_arm_mpu_init+0xa8>)
    46e8:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    46ec:	f004 fe25 	bl	933a <assert_post_action>
    46f0:	e7da      	b.n	46a8 <z_arm_mpu_init+0x58>
    46f2:	bf00      	nop
    46f4:	00009fd4 	.word	0x00009fd4
    46f8:	0000aed6 	.word	0x0000aed6
    46fc:	0000a378 	.word	0x0000a378
    4700:	0000a246 	.word	0x0000a246
    4704:	0000af66 	.word	0x0000af66
    4708:	e000ed00 	.word	0xe000ed00
    470c:	20000f17 	.word	0x20000f17
    4710:	0000af9a 	.word	0x0000af9a
    4714:	0000afea 	.word	0x0000afea

00004718 <malloc_prepare>:
					 CONFIG_SRAM_BASE_ADDRESS))
	#endif /* CONFIG_XTENSA */
#endif

static int malloc_prepare(const struct device *unused)
{
    4718:	b508      	push	{r3, lr}

	/*
	 * Validate that the memory space available for the newlib heap is
	 * greater than the minimum required size.
	 */
	__ASSERT(MAX_HEAP_SIZE >= CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE,
    471a:	4b0b      	ldr	r3, [pc, #44]	; (4748 <malloc_prepare+0x30>)
    471c:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    4720:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    4724:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4728:	d20c      	bcs.n	4744 <malloc_prepare+0x2c>
    472a:	4908      	ldr	r1, [pc, #32]	; (474c <malloc_prepare+0x34>)
    472c:	4a08      	ldr	r2, [pc, #32]	; (4750 <malloc_prepare+0x38>)
    472e:	4809      	ldr	r0, [pc, #36]	; (4754 <malloc_prepare+0x3c>)
    4730:	2381      	movs	r3, #129	; 0x81
    4732:	f004 fe09 	bl	9348 <assert_print>
    4736:	4808      	ldr	r0, [pc, #32]	; (4758 <malloc_prepare+0x40>)
    4738:	f004 fe06 	bl	9348 <assert_print>
    473c:	4804      	ldr	r0, [pc, #16]	; (4750 <malloc_prepare+0x38>)
    473e:	2181      	movs	r1, #129	; 0x81
    4740:	f004 fdfb 	bl	933a <assert_post_action>
		 "memory space available for newlib heap is less than the "
		 "minimum required size specified by "
		 "CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE");

	return 0;
}
    4744:	2000      	movs	r0, #0
    4746:	bd08      	pop	{r3, pc}
    4748:	20003260 	.word	0x20003260
    474c:	0000b03b 	.word	0x0000b03b
    4750:	0000b00b 	.word	0x0000b00b
    4754:	0000a246 	.word	0x0000a246
    4758:	0000b082 	.word	0x0000b082

0000475c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    475c:	4b01      	ldr	r3, [pc, #4]	; (4764 <__stdout_hook_install+0x8>)
    475e:	6018      	str	r0, [r3, #0]
}
    4760:	4770      	bx	lr
    4762:	bf00      	nop
    4764:	2000002c 	.word	0x2000002c

00004768 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    4768:	b510      	push	{r4, lr}
	__asm__ volatile(
    476a:	f04f 0320 	mov.w	r3, #32
    476e:	f3ef 8011 	mrs	r0, BASEPRI
    4772:	f383 8812 	msr	BASEPRI_MAX, r3
    4776:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    477a:	4a11      	ldr	r2, [pc, #68]	; (47c0 <nordicsemi_nrf52_init+0x58>)
    477c:	2301      	movs	r3, #1
    477e:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    4782:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4786:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    478a:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    478e:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    4792:	2c08      	cmp	r4, #8
    4794:	d108      	bne.n	47a8 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4796:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    479a:	2905      	cmp	r1, #5
    479c:	d804      	bhi.n	47a8 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    479e:	4c09      	ldr	r4, [pc, #36]	; (47c4 <nordicsemi_nrf52_init+0x5c>)
    47a0:	5c61      	ldrb	r1, [r4, r1]
    47a2:	b109      	cbz	r1, 47a8 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    47a4:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    47a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    47ac:	2201      	movs	r2, #1
    47ae:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    47b2:	f380 8811 	msr	BASEPRI, r0
    47b6:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    47ba:	2000      	movs	r0, #0
    47bc:	bd10      	pop	{r4, pc}
    47be:	bf00      	nop
    47c0:	4001e000 	.word	0x4001e000
    47c4:	0000b118 	.word	0x0000b118

000047c8 <sys_arch_reboot>:
    *p_gpregret = val;
    47c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    47cc:	b2c0      	uxtb	r0, r0
    47ce:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    47d2:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    47d6:	4905      	ldr	r1, [pc, #20]	; (47ec <sys_arch_reboot+0x24>)
    47d8:	4b05      	ldr	r3, [pc, #20]	; (47f0 <sys_arch_reboot+0x28>)
    47da:	68ca      	ldr	r2, [r1, #12]
    47dc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    47e0:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    47e2:	60cb      	str	r3, [r1, #12]
    47e4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    47e8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    47ea:	e7fd      	b.n	47e8 <sys_arch_reboot+0x20>
    47ec:	e000ed00 	.word	0xe000ed00
    47f0:	05fa0004 	.word	0x05fa0004

000047f4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    47f4:	b120      	cbz	r0, 4800 <arch_busy_wait+0xc>
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    47f6:	4b03      	ldr	r3, [pc, #12]	; (4804 <arch_busy_wait+0x10>)
    47f8:	0180      	lsls	r0, r0, #6
    47fa:	f043 0301 	orr.w	r3, r3, #1
    47fe:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    4800:	4770      	bx	lr
    4802:	bf00      	nop
    4804:	00009e90 	.word	0x00009e90

00004808 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    4808:	b537      	push	{r0, r1, r2, r4, r5, lr}
    480a:	460c      	mov	r4, r1
	size_t offset = (size_t)(mgr - data->mgr);
    480c:	490a      	ldr	r1, [pc, #40]	; (4838 <onoff_start+0x30>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    480e:	4a0b      	ldr	r2, [pc, #44]	; (483c <onoff_start+0x34>)
	size_t offset = (size_t)(mgr - data->mgr);
    4810:	1a41      	subs	r1, r0, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    4812:	2340      	movs	r3, #64	; 0x40
    4814:	9300      	str	r3, [sp, #0]
    4816:	1149      	asrs	r1, r1, #5
{
    4818:	4605      	mov	r5, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    481a:	4623      	mov	r3, r4
    481c:	4808      	ldr	r0, [pc, #32]	; (4840 <onoff_start+0x38>)
    481e:	f004 fe74 	bl	950a <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    4822:	1e01      	subs	r1, r0, #0
    4824:	da05      	bge.n	4832 <onoff_start+0x2a>
		notify(mgr, err);
    4826:	4628      	mov	r0, r5
    4828:	4623      	mov	r3, r4
	}
}
    482a:	b003      	add	sp, #12
    482c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		notify(mgr, err);
    4830:	4718      	bx	r3
}
    4832:	b003      	add	sp, #12
    4834:	bd30      	pop	{r4, r5, pc}
    4836:	bf00      	nop
    4838:	20000bbc 	.word	0x20000bbc
    483c:	00009575 	.word	0x00009575
    4840:	00009c08 	.word	0x00009c08

00004844 <get_status>:
{
    4844:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    4846:	b2cc      	uxtb	r4, r1
    4848:	2c01      	cmp	r4, #1
{
    484a:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    484c:	d909      	bls.n	4862 <get_status+0x1e>
    484e:	4909      	ldr	r1, [pc, #36]	; (4874 <get_status+0x30>)
    4850:	4809      	ldr	r0, [pc, #36]	; (4878 <get_status+0x34>)
    4852:	4a0a      	ldr	r2, [pc, #40]	; (487c <get_status+0x38>)
    4854:	2379      	movs	r3, #121	; 0x79
    4856:	f004 fd77 	bl	9348 <assert_print>
    485a:	4808      	ldr	r0, [pc, #32]	; (487c <get_status+0x38>)
    485c:	2179      	movs	r1, #121	; 0x79
    485e:	f004 fd6c 	bl	933a <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4862:	692b      	ldr	r3, [r5, #16]
    4864:	220c      	movs	r2, #12
    4866:	fb04 3302 	mla	r3, r4, r2, r3
    486a:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
    486c:	f000 0007 	and.w	r0, r0, #7
    4870:	bd38      	pop	{r3, r4, r5, pc}
    4872:	bf00      	nop
    4874:	0000b15f 	.word	0x0000b15f
    4878:	0000a246 	.word	0x0000a246
    487c:	0000b122 	.word	0x0000b122

00004880 <stop>:
{
    4880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4882:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    4884:	2c01      	cmp	r4, #1
	struct nrf_clock_control_data *data = dev->data;
    4886:	6906      	ldr	r6, [r0, #16]
{
    4888:	4605      	mov	r5, r0
    488a:	4617      	mov	r7, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    488c:	d90b      	bls.n	48a6 <stop+0x26>
    488e:	4919      	ldr	r1, [pc, #100]	; (48f4 <stop+0x74>)
    4890:	4819      	ldr	r0, [pc, #100]	; (48f8 <stop+0x78>)
    4892:	4a1a      	ldr	r2, [pc, #104]	; (48fc <stop+0x7c>)
    4894:	f240 134d 	movw	r3, #333	; 0x14d
    4898:	f004 fd56 	bl	9348 <assert_print>
    489c:	4817      	ldr	r0, [pc, #92]	; (48fc <stop+0x7c>)
    489e:	f240 114d 	movw	r1, #333	; 0x14d
    48a2:	f004 fd4a 	bl	933a <assert_post_action>
	__asm__ volatile(
    48a6:	f04f 0320 	mov.w	r3, #32
    48aa:	f3ef 8211 	mrs	r2, BASEPRI
    48ae:	f383 8812 	msr	BASEPRI_MAX, r3
    48b2:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    48b6:	210c      	movs	r1, #12
    48b8:	fb01 6304 	mla	r3, r1, r4, r6
    48bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    48be:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    48c2:	d008      	beq.n	48d6 <stop+0x56>
    48c4:	429f      	cmp	r7, r3
    48c6:	d006      	beq.n	48d6 <stop+0x56>
	__asm__ volatile(
    48c8:	f382 8811 	msr	BASEPRI, r2
    48cc:	f3bf 8f6f 	isb	sy
		err = -EPERM;
    48d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    48d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
    48d6:	434c      	muls	r4, r1
    48d8:	4426      	add	r6, r4
    48da:	2301      	movs	r3, #1
    48dc:	64b3      	str	r3, [r6, #72]	; 0x48
    48de:	f382 8811 	msr	BASEPRI, r2
    48e2:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
    48e6:	686b      	ldr	r3, [r5, #4]
    48e8:	4423      	add	r3, r4
    48ea:	685b      	ldr	r3, [r3, #4]
    48ec:	4798      	blx	r3
	return 0;
    48ee:	2000      	movs	r0, #0
    48f0:	e7f0      	b.n	48d4 <stop+0x54>
    48f2:	bf00      	nop
    48f4:	0000b15f 	.word	0x0000b15f
    48f8:	0000a246 	.word	0x0000a246
    48fc:	0000b122 	.word	0x0000b122

00004900 <onoff_stop>:
{
    4900:	b570      	push	{r4, r5, r6, lr}
    4902:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    4904:	4906      	ldr	r1, [pc, #24]	; (4920 <onoff_stop+0x20>)
    4906:	1a41      	subs	r1, r0, r1
{
    4908:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    490a:	1149      	asrs	r1, r1, #5
    490c:	4805      	ldr	r0, [pc, #20]	; (4924 <onoff_stop+0x24>)
    490e:	2240      	movs	r2, #64	; 0x40
    4910:	f7ff ffb6 	bl	4880 <stop>
	notify(mgr, res);
    4914:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    4916:	4601      	mov	r1, r0
	notify(mgr, res);
    4918:	4620      	mov	r0, r4
}
    491a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    491e:	4718      	bx	r3
    4920:	20000bbc 	.word	0x20000bbc
    4924:	00009c08 	.word	0x00009c08

00004928 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4928:	2200      	movs	r2, #0
{
    492a:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    492c:	2101      	movs	r1, #1
{
    492e:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    4930:	4610      	mov	r0, r2
    4932:	f7ff f8e7 	bl	3b04 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    4936:	480f      	ldr	r0, [pc, #60]	; (4974 <clk_init+0x4c>)
    4938:	f001 f9b0 	bl	5c9c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    493c:	4b0e      	ldr	r3, [pc, #56]	; (4978 <clk_init+0x50>)
    493e:	4298      	cmp	r0, r3
    4940:	d115      	bne.n	496e <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    4942:	f001 f9d1 	bl	5ce8 <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    4946:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    4948:	490c      	ldr	r1, [pc, #48]	; (497c <clk_init+0x54>)
    494a:	4630      	mov	r0, r6
    494c:	f004 fc66 	bl	921c <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    4950:	2800      	cmp	r0, #0
    4952:	db0b      	blt.n	496c <clk_init+0x44>
	struct nrf_clock_control_data *data = dev->data;
    4954:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    4956:	4909      	ldr	r1, [pc, #36]	; (497c <clk_init+0x54>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4958:	2501      	movs	r5, #1
    495a:	64b5      	str	r5, [r6, #72]	; 0x48
		err = onoff_manager_init(get_onoff_manager(dev, i),
    495c:	f104 0020 	add.w	r0, r4, #32
    4960:	f004 fc5c 	bl	921c <onoff_manager_init>
		if (err < 0) {
    4964:	2800      	cmp	r0, #0
    4966:	db01      	blt.n	496c <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    4968:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    496a:	2000      	movs	r0, #0
}
    496c:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    496e:	f06f 0004 	mvn.w	r0, #4
    4972:	e7fb      	b.n	496c <clk_init+0x44>
    4974:	000049b5 	.word	0x000049b5
    4978:	0bad0000 	.word	0x0bad0000
    497c:	00009ff4 	.word	0x00009ff4

00004980 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    4980:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    4982:	230c      	movs	r3, #12
    4984:	4809      	ldr	r0, [pc, #36]	; (49ac <clkstarted_handle.constprop.0+0x2c>)
    4986:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    4988:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    498a:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    498c:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    4990:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    4992:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    4994:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    4996:	4418      	add	r0, r3
    4998:	f004 fda4 	bl	94e4 <set_on_state>
	if (callback) {
    499c:	b12d      	cbz	r5, 49aa <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    499e:	4632      	mov	r2, r6
    49a0:	462b      	mov	r3, r5
    49a2:	4803      	ldr	r0, [pc, #12]	; (49b0 <clkstarted_handle.constprop.0+0x30>)
}
    49a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    49a8:	4718      	bx	r3
}
    49aa:	bd70      	pop	{r4, r5, r6, pc}
    49ac:	20000bbc 	.word	0x20000bbc
    49b0:	00009c08 	.word	0x00009c08

000049b4 <clock_event_handler>:
	switch (event) {
    49b4:	2801      	cmp	r0, #1
{
    49b6:	b508      	push	{r3, lr}
	switch (event) {
    49b8:	d006      	beq.n	49c8 <clock_event_handler+0x14>
    49ba:	2803      	cmp	r0, #3
    49bc:	d008      	beq.n	49d0 <clock_event_handler+0x1c>
    49be:	b9a8      	cbnz	r0, 49ec <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    49c0:	4b10      	ldr	r3, [pc, #64]	; (4a04 <clock_event_handler+0x50>)
    49c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    49c4:	075b      	lsls	r3, r3, #29
    49c6:	d11b      	bne.n	4a00 <clock_event_handler+0x4c>
}
    49c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    49cc:	f7ff bfd8 	b.w	4980 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    49d0:	490d      	ldr	r1, [pc, #52]	; (4a08 <clock_event_handler+0x54>)
    49d2:	4a0e      	ldr	r2, [pc, #56]	; (4a0c <clock_event_handler+0x58>)
    49d4:	480e      	ldr	r0, [pc, #56]	; (4a10 <clock_event_handler+0x5c>)
    49d6:	f240 235e 	movw	r3, #606	; 0x25e
    49da:	f004 fcb5 	bl	9348 <assert_print>
    49de:	f240 215e 	movw	r1, #606	; 0x25e
}
    49e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    49e6:	4809      	ldr	r0, [pc, #36]	; (4a0c <clock_event_handler+0x58>)
    49e8:	f004 bca7 	b.w	933a <assert_post_action>
    49ec:	4906      	ldr	r1, [pc, #24]	; (4a08 <clock_event_handler+0x54>)
    49ee:	4a07      	ldr	r2, [pc, #28]	; (4a0c <clock_event_handler+0x58>)
    49f0:	4807      	ldr	r0, [pc, #28]	; (4a10 <clock_event_handler+0x5c>)
    49f2:	f240 2362 	movw	r3, #610	; 0x262
    49f6:	f004 fca7 	bl	9348 <assert_print>
    49fa:	f240 2162 	movw	r1, #610	; 0x262
    49fe:	e7f0      	b.n	49e2 <clock_event_handler+0x2e>
}
    4a00:	bd08      	pop	{r3, pc}
    4a02:	bf00      	nop
    4a04:	20000bbc 	.word	0x20000bbc
    4a08:	0000a378 	.word	0x0000a378
    4a0c:	0000b122 	.word	0x0000b122
    4a10:	0000a246 	.word	0x0000a246

00004a14 <generic_hfclk_start>:
{
    4a14:	b508      	push	{r3, lr}
	__asm__ volatile(
    4a16:	f04f 0320 	mov.w	r3, #32
    4a1a:	f3ef 8111 	mrs	r1, BASEPRI
    4a1e:	f383 8812 	msr	BASEPRI_MAX, r3
    4a22:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    4a26:	4a12      	ldr	r2, [pc, #72]	; (4a70 <generic_hfclk_start+0x5c>)
    4a28:	6813      	ldr	r3, [r2, #0]
    4a2a:	f043 0002 	orr.w	r0, r3, #2
    4a2e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    4a30:	07da      	lsls	r2, r3, #31
    4a32:	d408      	bmi.n	4a46 <generic_hfclk_start+0x32>
	__asm__ volatile(
    4a34:	f381 8811 	msr	BASEPRI, r1
    4a38:	f3bf 8f6f 	isb	sy
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    4a3c:	2001      	movs	r0, #1
}
    4a3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4a42:	f001 b975 	b.w	5d30 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4a46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a4a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4a4e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    4a52:	07d3      	lsls	r3, r2, #31
    4a54:	d5ee      	bpl.n	4a34 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
    4a56:	4807      	ldr	r0, [pc, #28]	; (4a74 <generic_hfclk_start+0x60>)
    4a58:	f004 fd44 	bl	94e4 <set_on_state>
    4a5c:	f381 8811 	msr	BASEPRI, r1
    4a60:	f3bf 8f6f 	isb	sy
		clkstarted_handle(CLOCK_DEVICE,
    4a64:	2000      	movs	r0, #0
}
    4a66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    4a6a:	f7ff bf89 	b.w	4980 <clkstarted_handle.constprop.0>
    4a6e:	bf00      	nop
    4a70:	20000c14 	.word	0x20000c14
    4a74:	20000c04 	.word	0x20000c04

00004a78 <api_blocking_start>:
{
    4a78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4a7a:	2200      	movs	r2, #0
    4a7c:	2301      	movs	r3, #1
    4a7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4a82:	4a09      	ldr	r2, [pc, #36]	; (4aa8 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4a84:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4a88:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    4a8a:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    4a8e:	f004 fd6a 	bl	9566 <api_start>
	if (err < 0) {
    4a92:	2800      	cmp	r0, #0
    4a94:	db05      	blt.n	4aa2 <api_blocking_start+0x2a>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    4a96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4a9a:	2300      	movs	r3, #0
    4a9c:	4668      	mov	r0, sp
    4a9e:	f002 fc7d 	bl	739c <z_impl_k_sem_take>
}
    4aa2:	b005      	add	sp, #20
    4aa4:	f85d fb04 	ldr.w	pc, [sp], #4
    4aa8:	00009593 	.word	0x00009593

00004aac <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4aac:	4b09      	ldr	r3, [pc, #36]	; (4ad4 <generic_hfclk_stop+0x28>)
    4aae:	f3bf 8f5b 	dmb	ish
    4ab2:	e853 2f00 	ldrex	r2, [r3]
    4ab6:	f022 0102 	bic.w	r1, r2, #2
    4aba:	e843 1000 	strex	r0, r1, [r3]
    4abe:	2800      	cmp	r0, #0
    4ac0:	d1f7      	bne.n	4ab2 <generic_hfclk_stop+0x6>
    4ac2:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    4ac6:	07d3      	lsls	r3, r2, #31
    4ac8:	d402      	bmi.n	4ad0 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    4aca:	2001      	movs	r0, #1
    4acc:	f001 b994 	b.w	5df8 <nrfx_clock_stop>
}
    4ad0:	4770      	bx	lr
    4ad2:	bf00      	nop
    4ad4:	20000c14 	.word	0x20000c14

00004ad8 <z_nrf_clock_control_lf_on>:
{
    4ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    4adc:	4947      	ldr	r1, [pc, #284]	; (4bfc <z_nrf_clock_control_lf_on+0x124>)
    4ade:	f3bf 8f5b 	dmb	ish
    4ae2:	4606      	mov	r6, r0
    4ae4:	2201      	movs	r2, #1
    4ae6:	e851 3f00 	ldrex	r3, [r1]
    4aea:	e841 2000 	strex	r0, r2, [r1]
    4aee:	2800      	cmp	r0, #0
    4af0:	d1f9      	bne.n	4ae6 <z_nrf_clock_control_lf_on+0xe>
    4af2:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    4af6:	b9a3      	cbnz	r3, 4b22 <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    4af8:	4941      	ldr	r1, [pc, #260]	; (4c00 <z_nrf_clock_control_lf_on+0x128>)
		err = onoff_request(mgr, &cli);
    4afa:	4842      	ldr	r0, [pc, #264]	; (4c04 <z_nrf_clock_control_lf_on+0x12c>)
    4afc:	604b      	str	r3, [r1, #4]
    4afe:	60cb      	str	r3, [r1, #12]
    4b00:	608a      	str	r2, [r1, #8]
    4b02:	f7fd f90b 	bl	1d1c <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    4b06:	2800      	cmp	r0, #0
    4b08:	da0b      	bge.n	4b22 <z_nrf_clock_control_lf_on+0x4a>
    4b0a:	493f      	ldr	r1, [pc, #252]	; (4c08 <z_nrf_clock_control_lf_on+0x130>)
    4b0c:	483f      	ldr	r0, [pc, #252]	; (4c0c <z_nrf_clock_control_lf_on+0x134>)
    4b0e:	4a40      	ldr	r2, [pc, #256]	; (4c10 <z_nrf_clock_control_lf_on+0x138>)
    4b10:	f44f 7308 	mov.w	r3, #544	; 0x220
    4b14:	f004 fc18 	bl	9348 <assert_print>
    4b18:	483d      	ldr	r0, [pc, #244]	; (4c10 <z_nrf_clock_control_lf_on+0x138>)
    4b1a:	f44f 7108 	mov.w	r1, #544	; 0x220
    4b1e:	f004 fc0c 	bl	933a <assert_post_action>
	switch (start_mode) {
    4b22:	b376      	cbz	r6, 4b82 <z_nrf_clock_control_lf_on+0xaa>
    4b24:	1e73      	subs	r3, r6, #1
    4b26:	2b01      	cmp	r3, #1
    4b28:	d859      	bhi.n	4bde <z_nrf_clock_control_lf_on+0x106>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    4b2a:	2e01      	cmp	r6, #1
    4b2c:	d107      	bne.n	4b3e <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    4b2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b32:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    4b36:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    4b3a:	2b01      	cmp	r3, #1
    4b3c:	d021      	beq.n	4b82 <z_nrf_clock_control_lf_on+0xaa>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4b3e:	f004 ff9e 	bl	9a7e <k_is_in_isr>
    4b42:	4605      	mov	r5, r0
    4b44:	b9f8      	cbnz	r0, 4b86 <z_nrf_clock_control_lf_on+0xae>
	return !z_sys_post_kernel;
    4b46:	4b33      	ldr	r3, [pc, #204]	; (4c14 <z_nrf_clock_control_lf_on+0x13c>)
    4b48:	781b      	ldrb	r3, [r3, #0]
    4b4a:	b1e3      	cbz	r3, 4b86 <z_nrf_clock_control_lf_on+0xae>
    p_reg->INTENCLR = mask;
    4b4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b50:	2202      	movs	r2, #2
    4b52:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    4b56:	4607      	mov	r7, r0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4b58:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 4c18 <z_nrf_clock_control_lf_on+0x140>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4b5c:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    4b60:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4b64:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
    4b68:	03d2      	lsls	r2, r2, #15
    4b6a:	d516      	bpl.n	4b9a <z_nrf_clock_control_lf_on+0xc2>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4b6c:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    4b70:	2b01      	cmp	r3, #1
    4b72:	d001      	beq.n	4b78 <z_nrf_clock_control_lf_on+0xa0>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    4b74:	2e01      	cmp	r6, #1
    4b76:	d110      	bne.n	4b9a <z_nrf_clock_control_lf_on+0xc2>
	if (isr_mode) {
    4b78:	b35d      	cbz	r5, 4bd2 <z_nrf_clock_control_lf_on+0xfa>
    4b7a:	f387 8811 	msr	BASEPRI, r7
    4b7e:	f3bf 8f6f 	isb	sy
}
    4b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
    4b86:	f04f 0320 	mov.w	r3, #32
    4b8a:	f3ef 8711 	mrs	r7, BASEPRI
    4b8e:	f383 8812 	msr	BASEPRI_MAX, r3
    4b92:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4b96:	2501      	movs	r5, #1
    4b98:	e7de      	b.n	4b58 <z_nrf_clock_control_lf_on+0x80>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    4b9a:	b1ad      	cbz	r5, 4bc8 <z_nrf_clock_control_lf_on+0xf0>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    4b9c:	4638      	mov	r0, r7
    4b9e:	f7fe ff3b 	bl	3a18 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    4ba2:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    4ba6:	2b00      	cmp	r3, #0
    4ba8:	d1da      	bne.n	4b60 <z_nrf_clock_control_lf_on+0x88>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4baa:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    4bae:	2a00      	cmp	r2, #0
    4bb0:	d0d6      	beq.n	4b60 <z_nrf_clock_control_lf_on+0x88>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4bb2:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    4bb6:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    4bba:	2301      	movs	r3, #1
    4bbc:	f8c4 3518 	str.w	r3, [r4, #1304]	; 0x518
    4bc0:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4bc4:	60a3      	str	r3, [r4, #8]
}
    4bc6:	e7cb      	b.n	4b60 <z_nrf_clock_control_lf_on+0x88>
	return z_impl_k_sleep(timeout);
    4bc8:	2100      	movs	r1, #0
    4bca:	2021      	movs	r0, #33	; 0x21
    4bcc:	f003 fc32 	bl	8434 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    4bd0:	e7e7      	b.n	4ba2 <z_nrf_clock_control_lf_on+0xca>
    p_reg->INTENSET = mask;
    4bd2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4bd6:	2202      	movs	r2, #2
    4bd8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    4bdc:	e7d1      	b.n	4b82 <z_nrf_clock_control_lf_on+0xaa>
		__ASSERT_NO_MSG(false);
    4bde:	490f      	ldr	r1, [pc, #60]	; (4c1c <z_nrf_clock_control_lf_on+0x144>)
    4be0:	480a      	ldr	r0, [pc, #40]	; (4c0c <z_nrf_clock_control_lf_on+0x134>)
    4be2:	4a0b      	ldr	r2, [pc, #44]	; (4c10 <z_nrf_clock_control_lf_on+0x138>)
    4be4:	f240 2332 	movw	r3, #562	; 0x232
    4be8:	f004 fbae 	bl	9348 <assert_print>
}
    4bec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		__ASSERT_NO_MSG(false);
    4bf0:	4807      	ldr	r0, [pc, #28]	; (4c10 <z_nrf_clock_control_lf_on+0x138>)
    4bf2:	f240 2132 	movw	r1, #562	; 0x232
    4bf6:	f004 bba0 	b.w	933a <assert_post_action>
    4bfa:	bf00      	nop
    4bfc:	20000bb8 	.word	0x20000bb8
    4c00:	20000ba8 	.word	0x20000ba8
    4c04:	20000bdc 	.word	0x20000bdc
    4c08:	0000a7a4 	.word	0x0000a7a4
    4c0c:	0000a246 	.word	0x0000a246
    4c10:	0000b122 	.word	0x0000b122
    4c14:	20001328 	.word	0x20001328
    4c18:	e000e100 	.word	0xe000e100
    4c1c:	0000a378 	.word	0x0000a378

00004c20 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    4c20:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    4c22:	4b08      	ldr	r3, [pc, #32]	; (4c44 <uart_console_init+0x24>)
    4c24:	4808      	ldr	r0, [pc, #32]	; (4c48 <uart_console_init+0x28>)
    4c26:	6018      	str	r0, [r3, #0]
    4c28:	f004 feef 	bl	9a0a <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    4c2c:	b138      	cbz	r0, 4c3e <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    4c2e:	4807      	ldr	r0, [pc, #28]	; (4c4c <uart_console_init+0x2c>)
    4c30:	f7ff fd94 	bl	475c <__stdout_hook_install>
	__printk_hook_install(console_out);
    4c34:	4805      	ldr	r0, [pc, #20]	; (4c4c <uart_console_init+0x2c>)
    4c36:	f7fc fe1d 	bl	1874 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    4c3a:	2000      	movs	r0, #0
}
    4c3c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    4c3e:	f06f 0012 	mvn.w	r0, #18
    4c42:	e7fb      	b.n	4c3c <uart_console_init+0x1c>
    4c44:	20000c18 	.word	0x20000c18
    4c48:	00009c68 	.word	0x00009c68
    4c4c:	00004c51 	.word	0x00004c51

00004c50 <console_out>:
	if ('\n' == c) {
    4c50:	280a      	cmp	r0, #10
{
    4c52:	b538      	push	{r3, r4, r5, lr}
    4c54:	4d07      	ldr	r5, [pc, #28]	; (4c74 <console_out+0x24>)
    4c56:	4604      	mov	r4, r0
	if ('\n' == c) {
    4c58:	d104      	bne.n	4c64 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    4c5a:	6828      	ldr	r0, [r5, #0]
    4c5c:	6883      	ldr	r3, [r0, #8]
    4c5e:	210d      	movs	r1, #13
    4c60:	685b      	ldr	r3, [r3, #4]
    4c62:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    4c64:	6828      	ldr	r0, [r5, #0]
    4c66:	6883      	ldr	r3, [r0, #8]
    4c68:	b2e1      	uxtb	r1, r4
    4c6a:	685b      	ldr	r3, [r3, #4]
    4c6c:	4798      	blx	r3
}
    4c6e:	4620      	mov	r0, r4
    4c70:	bd38      	pop	{r3, r4, r5, pc}
    4c72:	bf00      	nop
    4c74:	20000c18 	.word	0x20000c18

00004c78 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    4c78:	b570      	push	{r4, r5, r6, lr}
	return port->data;
    4c7a:	6905      	ldr	r5, [r0, #16]
{
    4c7c:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    4c7e:	460c      	mov	r4, r1
    4c80:	b961      	cbnz	r1, 4c9c <gpio_nrfx_manage_callback+0x24>
    4c82:	4922      	ldr	r1, [pc, #136]	; (4d0c <gpio_nrfx_manage_callback+0x94>)
    4c84:	4a22      	ldr	r2, [pc, #136]	; (4d10 <gpio_nrfx_manage_callback+0x98>)
    4c86:	4823      	ldr	r0, [pc, #140]	; (4d14 <gpio_nrfx_manage_callback+0x9c>)
    4c88:	2324      	movs	r3, #36	; 0x24
    4c8a:	f004 fb5d 	bl	9348 <assert_print>
    4c8e:	4822      	ldr	r0, [pc, #136]	; (4d18 <gpio_nrfx_manage_callback+0xa0>)
    4c90:	f004 fb5a 	bl	9348 <assert_print>
    4c94:	481e      	ldr	r0, [pc, #120]	; (4d10 <gpio_nrfx_manage_callback+0x98>)
    4c96:	2124      	movs	r1, #36	; 0x24
    4c98:	f004 fb4f 	bl	933a <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    4c9c:	6863      	ldr	r3, [r4, #4]
    4c9e:	b963      	cbnz	r3, 4cba <gpio_nrfx_manage_callback+0x42>
    4ca0:	491e      	ldr	r1, [pc, #120]	; (4d1c <gpio_nrfx_manage_callback+0xa4>)
    4ca2:	4a1b      	ldr	r2, [pc, #108]	; (4d10 <gpio_nrfx_manage_callback+0x98>)
    4ca4:	481b      	ldr	r0, [pc, #108]	; (4d14 <gpio_nrfx_manage_callback+0x9c>)
    4ca6:	2325      	movs	r3, #37	; 0x25
    4ca8:	f004 fb4e 	bl	9348 <assert_print>
    4cac:	481c      	ldr	r0, [pc, #112]	; (4d20 <gpio_nrfx_manage_callback+0xa8>)
    4cae:	f004 fb4b 	bl	9348 <assert_print>
    4cb2:	4817      	ldr	r0, [pc, #92]	; (4d10 <gpio_nrfx_manage_callback+0x98>)
    4cb4:	2125      	movs	r1, #37	; 0x25
    4cb6:	f004 fb40 	bl	933a <assert_post_action>
	return list->head;
    4cba:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    4cbc:	b14b      	cbz	r3, 4cd2 <gpio_nrfx_manage_callback+0x5a>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4cbe:	42a3      	cmp	r3, r4
    4cc0:	d113      	bne.n	4cea <gpio_nrfx_manage_callback+0x72>
Z_GENLIST_REMOVE(slist, snode)
    4cc2:	68aa      	ldr	r2, [r5, #8]
	return node->next;
    4cc4:	6823      	ldr	r3, [r4, #0]
	list->head = node;
    4cc6:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    4cc8:	4294      	cmp	r4, r2
    4cca:	d100      	bne.n	4cce <gpio_nrfx_manage_callback+0x56>
	list->tail = node;
    4ccc:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    4cce:	2300      	movs	r3, #0
    4cd0:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    4cd2:	b97e      	cbnz	r6, 4cf4 <gpio_nrfx_manage_callback+0x7c>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    4cd4:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
				     callback, set);
}
    4cd6:	bd70      	pop	{r4, r5, r6, pc}
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4cd8:	429c      	cmp	r4, r3
    4cda:	d106      	bne.n	4cea <gpio_nrfx_manage_callback+0x72>
	return node->next;
    4cdc:	6823      	ldr	r3, [r4, #0]
	parent->next = child;
    4cde:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    4ce0:	68ab      	ldr	r3, [r5, #8]
    4ce2:	429c      	cmp	r4, r3
    4ce4:	d1f3      	bne.n	4cce <gpio_nrfx_manage_callback+0x56>
	list->tail = node;
    4ce6:	60aa      	str	r2, [r5, #8]
}
    4ce8:	e7f1      	b.n	4cce <gpio_nrfx_manage_callback+0x56>
	return node->next;
    4cea:	461a      	mov	r2, r3
    4cec:	681b      	ldr	r3, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    4cee:	2b00      	cmp	r3, #0
    4cf0:	d1f2      	bne.n	4cd8 <gpio_nrfx_manage_callback+0x60>
			if (!set) {
    4cf2:	b13e      	cbz	r6, 4d04 <gpio_nrfx_manage_callback+0x8c>
	parent->next = child;
    4cf4:	686b      	ldr	r3, [r5, #4]
    4cf6:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    4cf8:	68ab      	ldr	r3, [r5, #8]
	list->head = node;
    4cfa:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    4cfc:	2b00      	cmp	r3, #0
    4cfe:	d1e9      	bne.n	4cd4 <gpio_nrfx_manage_callback+0x5c>
	list->tail = node;
    4d00:	60ac      	str	r4, [r5, #8]
}
    4d02:	e7e7      	b.n	4cd4 <gpio_nrfx_manage_callback+0x5c>
				return -EINVAL;
    4d04:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    4d08:	e7e5      	b.n	4cd6 <gpio_nrfx_manage_callback+0x5e>
    4d0a:	bf00      	nop
    4d0c:	0000b1d0 	.word	0x0000b1d0
    4d10:	0000b1a3 	.word	0x0000b1a3
    4d14:	0000a246 	.word	0x0000a246
    4d18:	0000b1d9 	.word	0x0000b1d9
    4d1c:	0000b1e8 	.word	0x0000b1e8
    4d20:	0000b1fa 	.word	0x0000b1fa

00004d24 <gpio_nrfx_pin_interrupt_configure>:
{
    4d24:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	return port->config;
    4d26:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4d28:	7b05      	ldrb	r5, [r0, #12]
    4d2a:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    4d2e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    4d32:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    4d36:	d104      	bne.n	4d42 <gpio_nrfx_pin_interrupt_configure+0x1e>
		nrfx_gpiote_trigger_disable(abs_pin);
    4d38:	4620      	mov	r0, r4
    4d3a:	f001 fb79 	bl	6430 <nrfx_gpiote_trigger_disable>
		return 0;
    4d3e:	2000      	movs	r0, #0
    4d40:	e05d      	b.n	4dfe <gpio_nrfx_pin_interrupt_configure+0xda>
	nrfx_gpiote_trigger_config_t trigger_config = {
    4d42:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
    4d44:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
    4d48:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    4d4c:	d114      	bne.n	4d78 <gpio_nrfx_pin_interrupt_configure+0x54>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    4d4e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
    4d52:	bf0c      	ite	eq
    4d54:	2304      	moveq	r3, #4
    4d56:	2305      	movne	r3, #5
    4d58:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4d5c:	2300      	movs	r3, #0
    4d5e:	4619      	mov	r1, r3
    4d60:	aa02      	add	r2, sp, #8
    4d62:	4620      	mov	r0, r4
    4d64:	f001 f96a 	bl	603c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    4d68:	4b34      	ldr	r3, [pc, #208]	; (4e3c <gpio_nrfx_pin_interrupt_configure+0x118>)
    4d6a:	4298      	cmp	r0, r3
    4d6c:	d162      	bne.n	4e34 <gpio_nrfx_pin_interrupt_configure+0x110>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    4d6e:	2101      	movs	r1, #1
    4d70:	4620      	mov	r0, r4
    4d72:	f001 faed 	bl	6350 <nrfx_gpiote_trigger_enable>
	return 0;
    4d76:	e7e2      	b.n	4d3e <gpio_nrfx_pin_interrupt_configure+0x1a>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4d78:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
    4d7c:	d041      	beq.n	4e02 <gpio_nrfx_pin_interrupt_configure+0xde>
    4d7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    4d82:	bf14      	ite	ne
    4d84:	2301      	movne	r3, #1
    4d86:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
    4d88:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    4d8c:	6883      	ldr	r3, [r0, #8]
    4d8e:	40cb      	lsrs	r3, r1
    4d90:	07d8      	lsls	r0, r3, #31
    4d92:	d4e3      	bmi.n	4d5c <gpio_nrfx_pin_interrupt_configure+0x38>
    4d94:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
    4d98:	d1e0      	bne.n	4d5c <gpio_nrfx_pin_interrupt_configure+0x38>
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
    4d9a:	0966      	lsrs	r6, r4, #5
            mask = P1_FEATURE_PINS_PRESENT;
            break;
#endif
    }

    pin_number &= 0x1F;
    4d9c:	f004 051f 	and.w	r5, r4, #31
    switch (port)
    4da0:	d031      	beq.n	4e06 <gpio_nrfx_pin_interrupt_configure+0xe2>
    4da2:	2e01      	cmp	r6, #1
    4da4:	d104      	bne.n	4db0 <gpio_nrfx_pin_interrupt_configure+0x8c>

    return (mask & (1UL << pin_number)) ? true : false;
    4da6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4daa:	40eb      	lsrs	r3, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4dac:	07d9      	lsls	r1, r3, #31
    4dae:	d40e      	bmi.n	4dce <gpio_nrfx_pin_interrupt_configure+0xaa>
    4db0:	4923      	ldr	r1, [pc, #140]	; (4e40 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    4db2:	4824      	ldr	r0, [pc, #144]	; (4e44 <gpio_nrfx_pin_interrupt_configure+0x120>)
    4db4:	4a24      	ldr	r2, [pc, #144]	; (4e48 <gpio_nrfx_pin_interrupt_configure+0x124>)
    4db6:	f240 2329 	movw	r3, #553	; 0x229
    4dba:	f004 fac5 	bl	9348 <assert_print>
    4dbe:	4822      	ldr	r0, [pc, #136]	; (4e48 <gpio_nrfx_pin_interrupt_configure+0x124>)
    4dc0:	f240 2129 	movw	r1, #553	; 0x229
    4dc4:	f004 fab9 	bl	933a <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4dc8:	b316      	cbz	r6, 4e10 <gpio_nrfx_pin_interrupt_configure+0xec>
    4dca:	2e01      	cmp	r6, #1
    4dcc:	d123      	bne.n	4e16 <gpio_nrfx_pin_interrupt_configure+0xf2>
        case 1: return NRF_P1;
    4dce:	4b1f      	ldr	r3, [pc, #124]	; (4e4c <gpio_nrfx_pin_interrupt_configure+0x128>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    4dd0:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    4dd4:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    4dd8:	07db      	lsls	r3, r3, #31
    4dda:	d4bf      	bmi.n	4d5c <gpio_nrfx_pin_interrupt_configure+0x38>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    4ddc:	f10d 0507 	add.w	r5, sp, #7
    4de0:	4629      	mov	r1, r5
    4de2:	4620      	mov	r0, r4
    4de4:	f001 fa4c 	bl	6280 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    4de8:	4b19      	ldr	r3, [pc, #100]	; (4e50 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    4dea:	4298      	cmp	r0, r3
    4dec:	d120      	bne.n	4e30 <gpio_nrfx_pin_interrupt_configure+0x10c>
			err = nrfx_gpiote_channel_alloc(&ch);
    4dee:	4628      	mov	r0, r5
    4df0:	f001 faa8 	bl	6344 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    4df4:	4b11      	ldr	r3, [pc, #68]	; (4e3c <gpio_nrfx_pin_interrupt_configure+0x118>)
    4df6:	4298      	cmp	r0, r3
    4df8:	d01a      	beq.n	4e30 <gpio_nrfx_pin_interrupt_configure+0x10c>
				return -ENOMEM;
    4dfa:	f06f 000b 	mvn.w	r0, #11
}
    4dfe:	b004      	add	sp, #16
    4e00:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    4e02:	2303      	movs	r3, #3
    4e04:	e7c0      	b.n	4d88 <gpio_nrfx_pin_interrupt_configure+0x64>
    return (mask & (1UL << pin_number)) ? true : false;
    4e06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4e0a:	40eb      	lsrs	r3, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4e0c:	07da      	lsls	r2, r3, #31
    4e0e:	d5cf      	bpl.n	4db0 <gpio_nrfx_pin_interrupt_configure+0x8c>
        case 0: return NRF_P0;
    4e10:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4e14:	e7dc      	b.n	4dd0 <gpio_nrfx_pin_interrupt_configure+0xac>
            NRFX_ASSERT(0);
    4e16:	4a0c      	ldr	r2, [pc, #48]	; (4e48 <gpio_nrfx_pin_interrupt_configure+0x124>)
    4e18:	490e      	ldr	r1, [pc, #56]	; (4e54 <gpio_nrfx_pin_interrupt_configure+0x130>)
    4e1a:	480a      	ldr	r0, [pc, #40]	; (4e44 <gpio_nrfx_pin_interrupt_configure+0x120>)
    4e1c:	f240 232e 	movw	r3, #558	; 0x22e
    4e20:	f004 fa92 	bl	9348 <assert_print>
    4e24:	4808      	ldr	r0, [pc, #32]	; (4e48 <gpio_nrfx_pin_interrupt_configure+0x124>)
    4e26:	f240 212e 	movw	r1, #558	; 0x22e
    4e2a:	f004 fa86 	bl	933a <assert_post_action>
    4e2e:	e7ef      	b.n	4e10 <gpio_nrfx_pin_interrupt_configure+0xec>
		trigger_config.p_in_channel = &ch;
    4e30:	9503      	str	r5, [sp, #12]
    4e32:	e793      	b.n	4d5c <gpio_nrfx_pin_interrupt_configure+0x38>
		return -EIO;
    4e34:	f06f 0004 	mvn.w	r0, #4
    4e38:	e7e1      	b.n	4dfe <gpio_nrfx_pin_interrupt_configure+0xda>
    4e3a:	bf00      	nop
    4e3c:	0bad0000 	.word	0x0bad0000
    4e40:	0000b244 	.word	0x0000b244
    4e44:	0000a246 	.word	0x0000a246
    4e48:	0000b211 	.word	0x0000b211
    4e4c:	50000300 	.word	0x50000300
    4e50:	0bad0004 	.word	0x0bad0004
    4e54:	0000a378 	.word	0x0000a378

00004e58 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    4e58:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    4e5a:	f001 fa63 	bl	6324 <nrfx_gpiote_is_init>
    4e5e:	4604      	mov	r4, r0
    4e60:	b968      	cbnz	r0, 4e7e <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    4e62:	f001 fa37 	bl	62d4 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    4e66:	4b08      	ldr	r3, [pc, #32]	; (4e88 <gpio_nrfx_init+0x30>)
    4e68:	4298      	cmp	r0, r3
    4e6a:	d10a      	bne.n	4e82 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    4e6c:	4807      	ldr	r0, [pc, #28]	; (4e8c <gpio_nrfx_init+0x34>)
    4e6e:	4621      	mov	r1, r4
    4e70:	f001 fa00 	bl	6274 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    4e74:	4622      	mov	r2, r4
    4e76:	2105      	movs	r1, #5
    4e78:	2006      	movs	r0, #6
    4e7a:	f7fe fe43 	bl	3b04 <z_arm_irq_priority_set>
		return 0;
    4e7e:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    4e80:	bd10      	pop	{r4, pc}
		return -EIO;
    4e82:	f06f 0004 	mvn.w	r0, #4
    4e86:	e7fb      	b.n	4e80 <gpio_nrfx_init+0x28>
    4e88:	0bad0000 	.word	0x0bad0000
    4e8c:	00004e91 	.word	0x00004e91

00004e90 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4e90:	0943      	lsrs	r3, r0, #5
{
    4e92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4e96:	d003      	beq.n	4ea0 <nrfx_gpio_handler+0x10>
    4e98:	2b01      	cmp	r3, #1
    4e9a:	d030      	beq.n	4efe <nrfx_gpio_handler+0x6e>
}
    4e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4ea0:	4f19      	ldr	r7, [pc, #100]	; (4f08 <nrfx_gpio_handler+0x78>)
	gpio_fire_callbacks(list, port, BIT(pin));
    4ea2:	693b      	ldr	r3, [r7, #16]
    4ea4:	685c      	ldr	r4, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4ea6:	2c00      	cmp	r4, #0
    4ea8:	d0f8      	beq.n	4e9c <nrfx_gpio_handler+0xc>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    4eaa:	f000 001f 	and.w	r0, r0, #31
    4eae:	2601      	movs	r6, #1
	return node->next;
    4eb0:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    4eb2:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4f0c <nrfx_gpio_handler+0x7c>
    4eb6:	f8df 9058 	ldr.w	r9, [pc, #88]	; 4f10 <nrfx_gpio_handler+0x80>
    4eba:	f8df a058 	ldr.w	sl, [pc, #88]	; 4f14 <nrfx_gpio_handler+0x84>
    4ebe:	4086      	lsls	r6, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4ec0:	2c00      	cmp	r4, #0
    4ec2:	d0eb      	beq.n	4e9c <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
    4ec4:	68a3      	ldr	r3, [r4, #8]
    4ec6:	421e      	tst	r6, r3
    4ec8:	d014      	beq.n	4ef4 <nrfx_gpio_handler+0x64>
			__ASSERT(cb->handler, "No callback handler!");
    4eca:	6863      	ldr	r3, [r4, #4]
    4ecc:	b963      	cbnz	r3, 4ee8 <nrfx_gpio_handler+0x58>
    4ece:	4649      	mov	r1, r9
    4ed0:	2345      	movs	r3, #69	; 0x45
    4ed2:	4642      	mov	r2, r8
    4ed4:	4650      	mov	r0, sl
    4ed6:	f004 fa37 	bl	9348 <assert_print>
    4eda:	480f      	ldr	r0, [pc, #60]	; (4f18 <nrfx_gpio_handler+0x88>)
    4edc:	f004 fa34 	bl	9348 <assert_print>
    4ee0:	2145      	movs	r1, #69	; 0x45
    4ee2:	4640      	mov	r0, r8
    4ee4:	f004 fa29 	bl	933a <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    4ee8:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    4eec:	4621      	mov	r1, r4
    4eee:	4032      	ands	r2, r6
    4ef0:	4638      	mov	r0, r7
    4ef2:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    4ef4:	b12d      	cbz	r5, 4f02 <nrfx_gpio_handler+0x72>
    4ef6:	682b      	ldr	r3, [r5, #0]
    4ef8:	462c      	mov	r4, r5
    4efa:	461d      	mov	r5, r3
    4efc:	e7e0      	b.n	4ec0 <nrfx_gpio_handler+0x30>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    4efe:	4f07      	ldr	r7, [pc, #28]	; (4f1c <nrfx_gpio_handler+0x8c>)
    4f00:	e7cf      	b.n	4ea2 <nrfx_gpio_handler+0x12>
    4f02:	462b      	mov	r3, r5
    4f04:	e7f8      	b.n	4ef8 <nrfx_gpio_handler+0x68>
    4f06:	bf00      	nop
    4f08:	00009c38 	.word	0x00009c38
    4f0c:	0000b1a3 	.word	0x0000b1a3
    4f10:	0000b267 	.word	0x0000b267
    4f14:	0000a246 	.word	0x0000a246
    4f18:	0000b1fa 	.word	0x0000b1fa
    4f1c:	00009c20 	.word	0x00009c20

00004f20 <gpio_nrfx_pin_configure>:
{
    4f20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
    4f24:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4f26:	7b3b      	ldrb	r3, [r7, #12]
    4f28:	f001 051f 	and.w	r5, r1, #31
{
    4f2c:	b085      	sub	sp, #20
    4f2e:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    4f30:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    4f34:	4614      	mov	r4, r2
    4f36:	b9d2      	cbnz	r2, 4f6e <gpio_nrfx_pin_configure+0x4e>
	err = nrfx_gpiote_channel_get(pin, &ch);
    4f38:	a902      	add	r1, sp, #8
    4f3a:	4628      	mov	r0, r5
    4f3c:	f001 f9a0 	bl	6280 <nrfx_gpiote_channel_get>
    4f40:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    4f42:	4628      	mov	r0, r5
    4f44:	f001 fa9e 	bl	6484 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    4f48:	4b46      	ldr	r3, [pc, #280]	; (5064 <gpio_nrfx_pin_configure+0x144>)
    4f4a:	4298      	cmp	r0, r3
    4f4c:	d004      	beq.n	4f58 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    4f4e:	f06f 0004 	mvn.w	r0, #4
}
    4f52:	b005      	add	sp, #20
    4f54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    4f58:	4284      	cmp	r4, r0
    4f5a:	d001      	beq.n	4f60 <gpio_nrfx_pin_configure+0x40>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    4f5c:	2000      	movs	r0, #0
    4f5e:	e7f8      	b.n	4f52 <gpio_nrfx_pin_configure+0x32>
		err = nrfx_gpiote_channel_free(ch);
    4f60:	f89d 0008 	ldrb.w	r0, [sp, #8]
    4f64:	f001 f9e8 	bl	6338 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    4f68:	42a0      	cmp	r0, r4
    4f6a:	d0f7      	beq.n	4f5c <gpio_nrfx_pin_configure+0x3c>
    4f6c:	e7ef      	b.n	4f4e <gpio_nrfx_pin_configure+0x2e>
	nrfx_gpiote_trigger_config_t trigger_config = {
    4f6e:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    4f72:	f10d 0103 	add.w	r1, sp, #3
    4f76:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    4f78:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    4f7c:	f001 f980 	bl	6280 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4f80:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    4f82:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    4f84:	aa02      	add	r2, sp, #8
    4f86:	4649      	mov	r1, r9
    4f88:	4628      	mov	r0, r5
    4f8a:	f001 f857 	bl	603c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    4f8e:	4b35      	ldr	r3, [pc, #212]	; (5064 <gpio_nrfx_pin_configure+0x144>)
    4f90:	4298      	cmp	r0, r3
    4f92:	d002      	beq.n	4f9a <gpio_nrfx_pin_configure+0x7a>
		return NRF_GPIO_PIN_PULLUP;
    4f94:	f06f 0015 	mvn.w	r0, #21
    4f98:	e7db      	b.n	4f52 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    4f9a:	4580      	cmp	r8, r0
    4f9c:	d103      	bne.n	4fa6 <gpio_nrfx_pin_configure+0x86>
		err = nrfx_gpiote_channel_free(ch);
    4f9e:	f89d 0003 	ldrb.w	r0, [sp, #3]
    4fa2:	f001 f9c9 	bl	6338 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    4fa6:	03a3      	lsls	r3, r4, #14
    4fa8:	d54c      	bpl.n	5044 <gpio_nrfx_pin_configure+0x124>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4faa:	f240 6306 	movw	r3, #1542	; 0x606
    4fae:	4023      	ands	r3, r4
    4fb0:	f240 2206 	movw	r2, #518	; 0x206
    4fb4:	4293      	cmp	r3, r2
    4fb6:	d019      	beq.n	4fec <gpio_nrfx_pin_configure+0xcc>
    4fb8:	d80c      	bhi.n	4fd4 <gpio_nrfx_pin_configure+0xb4>
    4fba:	2b06      	cmp	r3, #6
    4fbc:	d017      	beq.n	4fee <gpio_nrfx_pin_configure+0xce>
    4fbe:	d804      	bhi.n	4fca <gpio_nrfx_pin_configure+0xaa>
    4fc0:	b1ab      	cbz	r3, 4fee <gpio_nrfx_pin_configure+0xce>
    4fc2:	2b02      	cmp	r3, #2
    4fc4:	d1e6      	bne.n	4f94 <gpio_nrfx_pin_configure+0x74>
		*drive = NRF_GPIO_PIN_D0S1;
    4fc6:	2304      	movs	r3, #4
    4fc8:	e011      	b.n	4fee <gpio_nrfx_pin_configure+0xce>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4fca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4fce:	d1e1      	bne.n	4f94 <gpio_nrfx_pin_configure+0x74>
    4fd0:	2301      	movs	r3, #1
    4fd2:	e00c      	b.n	4fee <gpio_nrfx_pin_configure+0xce>
    4fd4:	f240 4202 	movw	r2, #1026	; 0x402
    4fd8:	4293      	cmp	r3, r2
    4fda:	d027      	beq.n	502c <gpio_nrfx_pin_configure+0x10c>
    4fdc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
    4fe0:	d026      	beq.n	5030 <gpio_nrfx_pin_configure+0x110>
    4fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    4fe6:	d1d5      	bne.n	4f94 <gpio_nrfx_pin_configure+0x74>
		*drive = NRF_GPIO_PIN_S0H1;
    4fe8:	2302      	movs	r3, #2
    4fea:	e000      	b.n	4fee <gpio_nrfx_pin_configure+0xce>
		*drive = NRF_GPIO_PIN_H0D1;
    4fec:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
    4fee:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    4ff2:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
    4ff6:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
    4ffa:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    4ffc:	f88d 3005 	strb.w	r3, [sp, #5]
	} else if (flags & GPIO_PULL_DOWN) {
    5000:	bf54      	ite	pl
    5002:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    5006:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    5008:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
    500a:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    500e:	d511      	bpl.n	5034 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    5010:	687a      	ldr	r2, [r7, #4]
    5012:	2301      	movs	r3, #1
    5014:	40b3      	lsls	r3, r6
    p_reg->OUTSET = set_mask;
    5016:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    501a:	2200      	movs	r2, #0
    501c:	a901      	add	r1, sp, #4
    501e:	4628      	mov	r0, r5
    5020:	f001 f8b4 	bl	618c <nrfx_gpiote_output_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    5024:	4b0f      	ldr	r3, [pc, #60]	; (5064 <gpio_nrfx_pin_configure+0x144>)
    5026:	4298      	cmp	r0, r3
    5028:	d098      	beq.n	4f5c <gpio_nrfx_pin_configure+0x3c>
    502a:	e7b3      	b.n	4f94 <gpio_nrfx_pin_configure+0x74>
		*drive = NRF_GPIO_PIN_D0H1;
    502c:	2305      	movs	r3, #5
    502e:	e7de      	b.n	4fee <gpio_nrfx_pin_configure+0xce>
		*drive = NRF_GPIO_PIN_H0H1;
    5030:	2303      	movs	r3, #3
    5032:	e7dc      	b.n	4fee <gpio_nrfx_pin_configure+0xce>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    5034:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    5036:	bf41      	itttt	mi
    5038:	2301      	movmi	r3, #1
    503a:	687a      	ldrmi	r2, [r7, #4]
    503c:	40b3      	lslmi	r3, r6
    p_reg->OUTCLR = clr_mask;
    503e:	f8c2 350c 	strmi.w	r3, [r2, #1292]	; 0x50c
}
    5042:	e7ea      	b.n	501a <gpio_nrfx_pin_configure+0xfa>
	if (flags & GPIO_PULL_UP) {
    5044:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    5046:	f04f 0300 	mov.w	r3, #0
	} else if (flags & GPIO_PULL_DOWN) {
    504a:	bf54      	ite	pl
    504c:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    5050:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    5052:	461a      	mov	r2, r3
    5054:	a901      	add	r1, sp, #4
    5056:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    5058:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    505c:	f000 ffee 	bl	603c <nrfx_gpiote_input_configure>
    5060:	e7e0      	b.n	5024 <gpio_nrfx_pin_configure+0x104>
    5062:	bf00      	nop
    5064:	0bad0000 	.word	0x0bad0000

00005068 <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    5068:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    506a:	ab0b      	add	r3, sp, #44	; 0x2c
    506c:	9305      	str	r3, [sp, #20]
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    506e:	9303      	str	r3, [sp, #12]
    5070:	4b05      	ldr	r3, [pc, #20]	; (5088 <z_log_msg2_runtime_create.constprop.0+0x20>)
    5072:	9302      	str	r3, [sp, #8]
    5074:	2300      	movs	r3, #0
    5076:	e9cd 3300 	strd	r3, r3, [sp]
    507a:	2201      	movs	r2, #1
    507c:	4618      	mov	r0, r3
    507e:	f7fe f949 	bl	3314 <z_impl_z_log_msg2_runtime_vcreate>
}
    5082:	b007      	add	sp, #28
    5084:	f85d fb04 	ldr.w	pc, [sp], #4
    5088:	0000b281 	.word	0x0000b281

0000508c <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    508c:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    508e:	794b      	ldrb	r3, [r1, #5]
    5090:	2b01      	cmp	r3, #1
    5092:	d026      	beq.n	50e2 <uarte_nrfx_configure+0x56>
    5094:	2b03      	cmp	r3, #3
    5096:	d121      	bne.n	50dc <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    5098:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    509a:	798b      	ldrb	r3, [r1, #6]
    509c:	2b03      	cmp	r3, #3
    509e:	d11d      	bne.n	50dc <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    50a0:	79cc      	ldrb	r4, [r1, #7]
    50a2:	b10c      	cbz	r4, 50a8 <uarte_nrfx_configure+0x1c>
    50a4:	2c01      	cmp	r4, #1
    50a6:	d119      	bne.n	50dc <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    50a8:	790a      	ldrb	r2, [r1, #4]
    50aa:	b112      	cbz	r2, 50b2 <uarte_nrfx_configure+0x26>
    50ac:	2a02      	cmp	r2, #2
    50ae:	d115      	bne.n	50dc <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    50b0:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    50b2:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    50b4:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    50b6:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    50ba:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    50bc:	d065      	beq.n	518a <uarte_nrfx_configure+0xfe>
    50be:	d82d      	bhi.n	511c <uarte_nrfx_configure+0x90>
    50c0:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    50c4:	d064      	beq.n	5190 <uarte_nrfx_configure+0x104>
    50c6:	d816      	bhi.n	50f6 <uarte_nrfx_configure+0x6a>
    50c8:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    50cc:	d062      	beq.n	5194 <uarte_nrfx_configure+0x108>
    50ce:	d80a      	bhi.n	50e6 <uarte_nrfx_configure+0x5a>
    50d0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    50d4:	d061      	beq.n	519a <uarte_nrfx_configure+0x10e>
    50d6:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    50da:	d061      	beq.n	51a0 <uarte_nrfx_configure+0x114>
		return -ENOTSUP;
    50dc:	f06f 0085 	mvn.w	r0, #133	; 0x85
    50e0:	e052      	b.n	5188 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    50e2:	2600      	movs	r6, #0
    50e4:	e7d9      	b.n	509a <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    50e6:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    50ea:	d05c      	beq.n	51a6 <uarte_nrfx_configure+0x11a>
    50ec:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    50f0:	d1f4      	bne.n	50dc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    50f2:	4b37      	ldr	r3, [pc, #220]	; (51d0 <uarte_nrfx_configure+0x144>)
    50f4:	e03c      	b.n	5170 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    50f6:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    50fa:	d057      	beq.n	51ac <uarte_nrfx_configure+0x120>
    50fc:	d807      	bhi.n	510e <uarte_nrfx_configure+0x82>
    50fe:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    5102:	d055      	beq.n	51b0 <uarte_nrfx_configure+0x124>
    5104:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    5108:	d1e8      	bne.n	50dc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    510a:	4b32      	ldr	r3, [pc, #200]	; (51d4 <uarte_nrfx_configure+0x148>)
    510c:	e030      	b.n	5170 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    510e:	f647 2712 	movw	r7, #31250	; 0x7a12
    5112:	42bb      	cmp	r3, r7
    5114:	d1e2      	bne.n	50dc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    5116:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    511a:	e029      	b.n	5170 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    511c:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    5120:	d048      	beq.n	51b4 <uarte_nrfx_configure+0x128>
    5122:	d813      	bhi.n	514c <uarte_nrfx_configure+0xc0>
    5124:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    5128:	d047      	beq.n	51ba <uarte_nrfx_configure+0x12e>
    512a:	d809      	bhi.n	5140 <uarte_nrfx_configure+0xb4>
    512c:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    5130:	42bb      	cmp	r3, r7
    5132:	d044      	beq.n	51be <uarte_nrfx_configure+0x132>
    5134:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    5138:	d1d0      	bne.n	50dc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    513a:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    513e:	e017      	b.n	5170 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    5140:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    5144:	d1ca      	bne.n	50dc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    5146:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    514a:	e011      	b.n	5170 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    514c:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    5150:	d038      	beq.n	51c4 <uarte_nrfx_configure+0x138>
    5152:	d808      	bhi.n	5166 <uarte_nrfx_configure+0xda>
    5154:	4f20      	ldr	r7, [pc, #128]	; (51d8 <uarte_nrfx_configure+0x14c>)
    5156:	42bb      	cmp	r3, r7
    5158:	d037      	beq.n	51ca <uarte_nrfx_configure+0x13e>
    515a:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    515e:	d1bd      	bne.n	50dc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    5160:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    5164:	e004      	b.n	5170 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    5166:	4f1d      	ldr	r7, [pc, #116]	; (51dc <uarte_nrfx_configure+0x150>)
    5168:	42bb      	cmp	r3, r7
    516a:	d1b7      	bne.n	50dc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    516c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
    5170:	6900      	ldr	r0, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    5172:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	data->uart_config = *cfg;
    5176:	1d03      	adds	r3, r0, #4
    5178:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    517a:	4334      	orrs	r4, r6
    517c:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    517e:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    5182:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    5186:	2000      	movs	r0, #0
}
    5188:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    518a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    518e:	e7ef      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    5190:	4b13      	ldr	r3, [pc, #76]	; (51e0 <uarte_nrfx_configure+0x154>)
    5192:	e7ed      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    5194:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    5198:	e7ea      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    519a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    519e:	e7e7      	b.n	5170 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    51a0:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    51a4:	e7e4      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    51a6:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    51aa:	e7e1      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    51ac:	4b0d      	ldr	r3, [pc, #52]	; (51e4 <uarte_nrfx_configure+0x158>)
    51ae:	e7df      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    51b0:	4b0d      	ldr	r3, [pc, #52]	; (51e8 <uarte_nrfx_configure+0x15c>)
    51b2:	e7dd      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    51b4:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    51b8:	e7da      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    51ba:	4b0c      	ldr	r3, [pc, #48]	; (51ec <uarte_nrfx_configure+0x160>)
    51bc:	e7d8      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    51be:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    51c2:	e7d5      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    51c4:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    51c8:	e7d2      	b.n	5170 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    51ca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    51ce:	e7cf      	b.n	5170 <uarte_nrfx_configure+0xe4>
    51d0:	0013b000 	.word	0x0013b000
    51d4:	004ea000 	.word	0x004ea000
    51d8:	0003d090 	.word	0x0003d090
    51dc:	000f4240 	.word	0x000f4240
    51e0:	00275000 	.word	0x00275000
    51e4:	0075c000 	.word	0x0075c000
    51e8:	003af000 	.word	0x003af000
    51ec:	013a9000 	.word	0x013a9000

000051f0 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    51f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
    51f4:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    51f8:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
    51fa:	f8d8 5000 	ldr.w	r5, [r8]
	nrf_uarte_disable(uarte);

	data->dev = dev;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    51fe:	f8d8 900c 	ldr.w	r9, [r8, #12]
static int uarte_instance_init(const struct device *dev,
    5202:	b087      	sub	sp, #28
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5204:	2100      	movs	r1, #0
    5206:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
    520a:	4607      	mov	r7, r0
	data->dev = dev;
    520c:	6030      	str	r0, [r6, #0]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    520e:	aa05      	add	r2, sp, #20
    5210:	4648      	mov	r0, r9
    5212:	f004 fa76 	bl	9702 <pinctrl_lookup_state>
	if (ret < 0) {
    5216:	1e04      	subs	r4, r0, #0
    5218:	db25      	blt.n	5266 <uarte_instance_init.constprop.0+0x76>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    521a:	9b05      	ldr	r3, [sp, #20]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    521c:	f8d9 2000 	ldr.w	r2, [r9]
    5220:	7919      	ldrb	r1, [r3, #4]
    5222:	6818      	ldr	r0, [r3, #0]
    5224:	f004 fac4 	bl	97b0 <pinctrl_configure_pins>
	if (err < 0) {
    5228:	1e04      	subs	r4, r0, #0
    522a:	db1c      	blt.n	5266 <uarte_instance_init.constprop.0+0x76>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    522c:	1d31      	adds	r1, r6, #4
    522e:	4638      	mov	r0, r7
    5230:	f7ff ff2c 	bl	508c <uarte_nrfx_configure>
	if (err) {
    5234:	4604      	mov	r4, r0
    5236:	b9b0      	cbnz	r0, 5266 <uarte_instance_init.constprop.0+0x76>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    5238:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    523c:	0799      	lsls	r1, r3, #30
    523e:	d529      	bpl.n	5294 <uarte_instance_init.constprop.0+0xa4>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    5240:	f106 0012 	add.w	r0, r6, #18
    5244:	f001 fa22 	bl	668c <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    5248:	4b27      	ldr	r3, [pc, #156]	; (52e8 <uarte_instance_init.constprop.0+0xf8>)
    524a:	4298      	cmp	r0, r3
    524c:	d00f      	beq.n	526e <uarte_instance_init.constprop.0+0x7e>
		LOG_ERR("Failed to allocate PPI Channel");
    524e:	4b27      	ldr	r3, [pc, #156]	; (52ec <uarte_instance_init.constprop.0+0xfc>)
    5250:	9400      	str	r4, [sp, #0]
    5252:	e9cd 4301 	strd	r4, r3, [sp, #4]
    5256:	4620      	mov	r0, r4
    5258:	4623      	mov	r3, r4
    525a:	4925      	ldr	r1, [pc, #148]	; (52f0 <uarte_instance_init.constprop.0+0x100>)
    525c:	2201      	movs	r2, #1
    525e:	f7ff ff03 	bl	5068 <z_log_msg2_runtime_create.constprop.0>
		return -EIO;
    5262:	f06f 0404 	mvn.w	r4, #4

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    5266:	4620      	mov	r0, r4
    5268:	b007      	add	sp, #28
    526a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    526e:	7cb0      	ldrb	r0, [r6, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    5270:	00c3      	lsls	r3, r0, #3
    5272:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5276:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    527a:	f105 020c 	add.w	r2, r5, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    527e:	f505 7190 	add.w	r1, r5, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    5282:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    5286:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    528a:	4a1a      	ldr	r2, [pc, #104]	; (52f4 <uarte_instance_init.constprop.0+0x104>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    528c:	2301      	movs	r3, #1
    528e:	4083      	lsls	r3, r0
    5290:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5294:	2308      	movs	r3, #8
    5296:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
		if (!cfg->disable_rx) {
    529a:	f898 3008 	ldrb.w	r3, [r8, #8]
    529e:	b95b      	cbnz	r3, 52b8 <uarte_instance_init.constprop.0+0xc8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    52a0:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    52a4:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    52a8:	f106 0311 	add.w	r3, r6, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    52ac:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    52b0:	2301      	movs	r3, #1
    52b2:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    52b6:	602b      	str	r3, [r5, #0]
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    52b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
    52bc:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    52be:	bf5c      	itt	pl
    52c0:	f44f 7280 	movpl.w	r2, #256	; 0x100
    52c4:	f8c5 2304 	strpl.w	r2, [r5, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    52c8:	06db      	lsls	r3, r3, #27
    52ca:	bf44      	itt	mi
    52cc:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    52d0:	f8c5 3304 	strmi.w	r3, [r5, #772]	; 0x304
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    52d4:	3610      	adds	r6, #16
    p_reg->TXD.MAXCNT = length;
    52d6:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    52d8:	f8c5 6544 	str.w	r6, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    52dc:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    52e0:	2301      	movs	r3, #1
    52e2:	60ab      	str	r3, [r5, #8]
    52e4:	60eb      	str	r3, [r5, #12]
	return 0;
    52e6:	e7be      	b.n	5266 <uarte_instance_init.constprop.0+0x76>
    52e8:	0bad0000 	.word	0x0bad0000
    52ec:	0000b281 	.word	0x0000b281
    52f0:	00009e40 	.word	0x00009e40
    52f4:	4001f000 	.word	0x4001f000

000052f8 <uarte_nrfx_poll_out>:
{
    52f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = dev->data;
    52fa:	6906      	ldr	r6, [r0, #16]
{
    52fc:	4605      	mov	r5, r0
    52fe:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    5300:	f004 fbbd 	bl	9a7e <k_is_in_isr>
    5304:	b9b0      	cbnz	r0, 5334 <uarte_nrfx_poll_out+0x3c>
	return !z_sys_post_kernel;
    5306:	4b2c      	ldr	r3, [pc, #176]	; (53b8 <uarte_nrfx_poll_out+0xc0>)
    5308:	781b      	ldrb	r3, [r3, #0]
    530a:	b19b      	cbz	r3, 5334 <uarte_nrfx_poll_out+0x3c>
{
    530c:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    530e:	6868      	ldr	r0, [r5, #4]
    5310:	f004 f98b 	bl	962a <is_tx_ready.isra.0>
    5314:	b9f8      	cbnz	r0, 5356 <uarte_nrfx_poll_out+0x5e>
    5316:	2001      	movs	r0, #1
    5318:	f004 faf5 	bl	9906 <nrfx_busy_wait>
    531c:	3c01      	subs	r4, #1
    531e:	d1f6      	bne.n	530e <uarte_nrfx_poll_out+0x16>
    5320:	2100      	movs	r1, #0
    5322:	2021      	movs	r0, #33	; 0x21
    5324:	f003 f886 	bl	8434 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    5328:	e7f0      	b.n	530c <uarte_nrfx_poll_out+0x14>
	__asm__ volatile(
    532a:	f384 8811 	msr	BASEPRI, r4
    532e:	f3bf 8f6f 	isb	sy
}
    5332:	e7f5      	b.n	5320 <uarte_nrfx_poll_out+0x28>
	__asm__ volatile(
    5334:	f04f 0320 	mov.w	r3, #32
    5338:	f3ef 8411 	mrs	r4, BASEPRI
    533c:	f383 8812 	msr	BASEPRI_MAX, r3
    5340:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    5344:	6868      	ldr	r0, [r5, #4]
    5346:	f004 f970 	bl	962a <is_tx_ready.isra.0>
    534a:	b988      	cbnz	r0, 5370 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    534c:	f384 8811 	msr	BASEPRI, r4
    5350:	f3bf 8f6f 	isb	sy
}
    5354:	e7ee      	b.n	5334 <uarte_nrfx_poll_out+0x3c>
	__asm__ volatile(
    5356:	f04f 0320 	mov.w	r3, #32
    535a:	f3ef 8411 	mrs	r4, BASEPRI
    535e:	f383 8812 	msr	BASEPRI_MAX, r3
    5362:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    5366:	6868      	ldr	r0, [r5, #4]
    5368:	f004 f95f 	bl	962a <is_tx_ready.isra.0>
    536c:	2800      	cmp	r0, #0
    536e:	d0dc      	beq.n	532a <uarte_nrfx_poll_out+0x32>
	data->char_out = c;
    5370:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    5374:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    5376:	680b      	ldr	r3, [r1, #0]
    p_reg->TXD.MAXCNT = length;
    5378:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    537a:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    537e:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5382:	2200      	movs	r2, #0
    5384:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    5388:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    538c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    5390:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5394:	684a      	ldr	r2, [r1, #4]
    5396:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    5398:	bf41      	itttt	mi
    539a:	2208      	movmi	r2, #8
    539c:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    53a0:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    53a4:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    53a8:	2201      	movs	r2, #1
    53aa:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    53ac:	f384 8811 	msr	BASEPRI, r4
    53b0:	f3bf 8f6f 	isb	sy
}
    53b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    53b6:	bf00      	nop
    53b8:	20001328 	.word	0x20001328

000053bc <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    53bc:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    53be:	2301      	movs	r3, #1
    53c0:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    53c2:	4a0e      	ldr	r2, [pc, #56]	; (53fc <compare_int_lock+0x40>)
    53c4:	f3bf 8f5b 	dmb	ish
    53c8:	43dc      	mvns	r4, r3
    53ca:	e852 1f00 	ldrex	r1, [r2]
    53ce:	ea01 0504 	and.w	r5, r1, r4
    53d2:	e842 5600 	strex	r6, r5, [r2]
    53d6:	2e00      	cmp	r6, #0
    53d8:	d1f7      	bne.n	53ca <compare_int_lock+0xe>
    53da:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    53de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    53e2:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
    53e4:	4806      	ldr	r0, [pc, #24]	; (5400 <compare_int_lock+0x44>)
    53e6:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    53ea:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    53ee:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    53f2:	420b      	tst	r3, r1
}
    53f4:	bf14      	ite	ne
    53f6:	2001      	movne	r0, #1
    53f8:	2000      	moveq	r0, #0
    53fa:	bd70      	pop	{r4, r5, r6, pc}
    53fc:	20000c38 	.word	0x20000c38
    5400:	40011000 	.word	0x40011000

00005404 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    5404:	491b      	ldr	r1, [pc, #108]	; (5474 <sys_clock_timeout_handler+0x70>)
{
    5406:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5408:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    540a:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    540e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    5410:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    5414:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    5418:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    541a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    541e:	d30f      	bcc.n	5440 <sys_clock_timeout_handler+0x3c>
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    5420:	f003 fb12 	bl	8a48 <sys_clock_announce>
    return p_reg->CC[ch];
    5424:	00a3      	lsls	r3, r4, #2
    5426:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    542a:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    542e:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    5432:	4295      	cmp	r5, r2
    5434:	d11d      	bne.n	5472 <sys_clock_timeout_handler+0x6e>
    p_reg->CC[ch] = cc_val;
    5436:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    543a:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
}
    543e:	e012      	b.n	5466 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    5440:	4b0d      	ldr	r3, [pc, #52]	; (5478 <sys_clock_timeout_handler+0x74>)
    5442:	681b      	ldr	r3, [r3, #0]
    5444:	0a1a      	lsrs	r2, r3, #8
    5446:	061b      	lsls	r3, r3, #24
    5448:	195e      	adds	r6, r3, r5
    544a:	4b0c      	ldr	r3, [pc, #48]	; (547c <sys_clock_timeout_handler+0x78>)
    544c:	f142 0700 	adc.w	r7, r2, #0
    5450:	e9c3 6700 	strd	r6, r7, [r3]
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    5454:	f003 faf8 	bl	8a48 <sys_clock_announce>
    return p_reg->CC[ch];
    5458:	4a09      	ldr	r2, [pc, #36]	; (5480 <sys_clock_timeout_handler+0x7c>)
    545a:	f504 73a8 	add.w	r3, r4, #336	; 0x150
    545e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	if (cc_value == get_comparator(chan)) {
    5462:	429d      	cmp	r5, r3
    5464:	d105      	bne.n	5472 <sys_clock_timeout_handler+0x6e>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    5466:	4a06      	ldr	r2, [pc, #24]	; (5480 <sys_clock_timeout_handler+0x7c>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5468:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    546c:	40a3      	lsls	r3, r4
    546e:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
		if (!anchor_updated) {
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    5472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5474:	200004d0 	.word	0x200004d0
    5478:	20000c3c 	.word	0x20000c3c
    547c:	200004d8 	.word	0x200004d8
    5480:	40011000 	.word	0x40011000

00005484 <compare_int_unlock>:
	if (key) {
    5484:	b311      	cbz	r1, 54cc <compare_int_unlock+0x48>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5486:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
    548a:	2301      	movs	r3, #1
    548c:	4a10      	ldr	r2, [pc, #64]	; (54d0 <compare_int_unlock+0x4c>)
    548e:	4083      	lsls	r3, r0
    5490:	e852 cf00 	ldrex	ip, [r2]
    5494:	ea4c 0c03 	orr.w	ip, ip, r3
    5498:	e842 c100 	strex	r1, ip, [r2]
    549c:	2900      	cmp	r1, #0
    549e:	d1f7      	bne.n	5490 <compare_int_unlock+0xc>
    54a0:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    54a4:	4a0b      	ldr	r2, [pc, #44]	; (54d4 <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    54a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    54aa:	4083      	lsls	r3, r0
    54ac:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    54b0:	4b09      	ldr	r3, [pc, #36]	; (54d8 <compare_int_unlock+0x54>)
    54b2:	f3bf 8f5b 	dmb	ish
    54b6:	681b      	ldr	r3, [r3, #0]
    54b8:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    54bc:	40c3      	lsrs	r3, r0
    54be:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    54c0:	bf42      	ittt	mi
    54c2:	4b06      	ldrmi	r3, [pc, #24]	; (54dc <compare_int_unlock+0x58>)
    54c4:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    54c8:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    54cc:	4770      	bx	lr
    54ce:	bf00      	nop
    54d0:	20000c38 	.word	0x20000c38
    54d4:	40011000 	.word	0x40011000
    54d8:	20000c34 	.word	0x20000c34
    54dc:	e000e100 	.word	0xe000e100

000054e0 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    54e0:	4b0d      	ldr	r3, [pc, #52]	; (5518 <z_nrf_rtc_timer_read+0x38>)
    54e2:	6818      	ldr	r0, [r3, #0]
    54e4:	0a01      	lsrs	r1, r0, #8
    54e6:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
    54e8:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    54ec:	4b0b      	ldr	r3, [pc, #44]	; (551c <z_nrf_rtc_timer_read+0x3c>)
    54ee:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    54f2:	1818      	adds	r0, r3, r0
    54f4:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    54f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    54fc:	d20a      	bcs.n	5514 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    54fe:	4b08      	ldr	r3, [pc, #32]	; (5520 <z_nrf_rtc_timer_read+0x40>)
    5500:	e9d3 2300 	ldrd	r2, r3, [r3]
    5504:	4290      	cmp	r0, r2
    5506:	eb71 0303 	sbcs.w	r3, r1, r3
    550a:	d203      	bcs.n	5514 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    550c:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    5510:	f141 0100 	adc.w	r1, r1, #0
}
    5514:	4770      	bx	lr
    5516:	bf00      	nop
    5518:	20000c3c 	.word	0x20000c3c
    551c:	40011000 	.word	0x40011000
    5520:	200004d8 	.word	0x200004d8

00005524 <compare_set>:
{
    5524:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5528:	4614      	mov	r4, r2
    552a:	461d      	mov	r5, r3
    552c:	4607      	mov	r7, r0
	key = compare_int_lock(chan);
    552e:	f7ff ff45 	bl	53bc <compare_int_lock>
    5532:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    5534:	f7ff ffd4 	bl	54e0 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    5538:	42a0      	cmp	r0, r4
    553a:	eb71 0305 	sbcs.w	r3, r1, r5
    553e:	d27a      	bcs.n	5636 <compare_set+0x112>
		if (target_time - curr_time > COUNTER_SPAN) {
    5540:	4b46      	ldr	r3, [pc, #280]	; (565c <compare_set+0x138>)
    5542:	1a20      	subs	r0, r4, r0
    5544:	eb65 0101 	sbc.w	r1, r5, r1
    5548:	4298      	cmp	r0, r3
    554a:	f171 0100 	sbcs.w	r1, r1, #0
    554e:	f080 8081 	bcs.w	5654 <compare_set+0x130>
		if (target_time != cc_data[chan].target_time) {
    5552:	4b43      	ldr	r3, [pc, #268]	; (5660 <compare_set+0x13c>)
    5554:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    5558:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    555c:	429d      	cmp	r5, r3
    555e:	bf08      	it	eq
    5560:	4294      	cmpeq	r4, r2
    5562:	d053      	beq.n	560c <compare_set+0xe8>
    5564:	ea4f 0a87 	mov.w	sl, r7, lsl #2
    5568:	f10a 4a80 	add.w	sl, sl, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    556c:	f107 0950 	add.w	r9, r7, #80	; 0x50
    5570:	f50a 3a88 	add.w	sl, sl, #69632	; 0x11000
    5574:	ea4f 0989 	mov.w	r9, r9, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5578:	fa1f f989 	uxth.w	r9, r9
	return absolute_time & COUNTER_MAX;
    557c:	f024 487f 	bic.w	r8, r4, #4278190080	; 0xff000000
    5580:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    5584:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    return p_reg->CC[ch];
    5588:	f8da 0540 	ldr.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    558c:	4a35      	ldr	r2, [pc, #212]	; (5664 <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    558e:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
    5592:	40bb      	lsls	r3, r7
	uint32_t cc_val = abs_val & COUNTER_MAX;
    5594:	4646      	mov	r6, r8
     return p_reg->COUNTER;
    5596:	f8d2 b504 	ldr.w	fp, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    559a:	eba0 000b 	sub.w	r0, r0, fp
    559e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    55a2:	f02b 417f 	bic.w	r1, fp, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    55a6:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    55a8:	f8ca 1540 	str.w	r1, [sl, #1344]	; 0x540
    55ac:	d105      	bne.n	55ba <compare_set+0x96>
    55ae:	9301      	str	r3, [sp, #4]
	z_impl_k_busy_wait(usec_to_wait);
    55b0:	2013      	movs	r0, #19
    55b2:	f004 fa9e 	bl	9af2 <z_impl_k_busy_wait>
    55b6:	4a2b      	ldr	r2, [pc, #172]	; (5664 <compare_set+0x140>)
    55b8:	9b01      	ldr	r3, [sp, #4]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    55ba:	f10b 0c02 	add.w	ip, fp, #2
	return (a - b) & COUNTER_MAX;
    55be:	eba6 000c 	sub.w	r0, r6, ip
    55c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    55c6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    55ca:	bf88      	it	hi
    55cc:	4666      	movhi	r6, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    55ce:	2000      	movs	r0, #0
    55d0:	f8c9 0000 	str.w	r0, [r9]
    55d4:	f8d9 0000 	ldr.w	r0, [r9]
    p_reg->EVTENSET = mask;
    55d8:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    55dc:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    55e0:	f8ca 0540 	str.w	r0, [sl, #1344]	; 0x540
     return p_reg->COUNTER;
    55e4:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	} while ((now2 != now) &&
    55e8:	4583      	cmp	fp, r0
    55ea:	d006      	beq.n	55fa <compare_set+0xd6>
	return (a - b) & COUNTER_MAX;
    55ec:	1a30      	subs	r0, r6, r0
    55ee:	3802      	subs	r0, #2
    55f0:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    55f4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    55f8:	d81b      	bhi.n	5632 <compare_set+0x10e>
	return (a - b) & COUNTER_MAX;
    55fa:	eba6 0608 	sub.w	r6, r6, r8
    55fe:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    5602:	1936      	adds	r6, r6, r4
    5604:	f145 0300 	adc.w	r3, r5, #0
    5608:	4634      	mov	r4, r6
    560a:	461d      	mov	r5, r3
	cc_data[chan].target_time = target_time;
    560c:	4914      	ldr	r1, [pc, #80]	; (5660 <compare_set+0x13c>)
	cc_data[chan].callback = handler;
    560e:	980c      	ldr	r0, [sp, #48]	; 0x30
	cc_data[chan].target_time = target_time;
    5610:	013b      	lsls	r3, r7, #4
    5612:	eb01 1207 	add.w	r2, r1, r7, lsl #4
	cc_data[chan].callback = handler;
    5616:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
    5618:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    561a:	6053      	str	r3, [r2, #4]
	cc_data[chan].target_time = target_time;
    561c:	e9c2 4502 	strd	r4, r5, [r2, #8]
	return ret;
    5620:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
    5622:	4638      	mov	r0, r7
    5624:	9900      	ldr	r1, [sp, #0]
    5626:	f7ff ff2d 	bl	5484 <compare_int_unlock>
}
    562a:	4620      	mov	r0, r4
    562c:	b003      	add	sp, #12
    562e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5632:	4630      	mov	r0, r6
    5634:	e7af      	b.n	5596 <compare_set+0x72>
		atomic_or(&force_isr_mask, BIT(chan));
    5636:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5638:	4a0b      	ldr	r2, [pc, #44]	; (5668 <compare_set+0x144>)
    563a:	f3bf 8f5b 	dmb	ish
    563e:	40bb      	lsls	r3, r7
    5640:	e852 0f00 	ldrex	r0, [r2]
    5644:	4318      	orrs	r0, r3
    5646:	e842 0100 	strex	r1, r0, [r2]
    564a:	2900      	cmp	r1, #0
    564c:	d1f8      	bne.n	5640 <compare_set+0x11c>
    564e:	f3bf 8f5b 	dmb	ish
    5652:	e7db      	b.n	560c <compare_set+0xe8>
			return -EINVAL;
    5654:	f06f 0415 	mvn.w	r4, #21
    5658:	e7e3      	b.n	5622 <compare_set+0xfe>
    565a:	bf00      	nop
    565c:	01000001 	.word	0x01000001
    5660:	200004c0 	.word	0x200004c0
    5664:	40011000 	.word	0x40011000
    5668:	20000c34 	.word	0x20000c34

0000566c <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    566c:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    566e:	4b19      	ldr	r3, [pc, #100]	; (56d4 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    5670:	4d19      	ldr	r5, [pc, #100]	; (56d8 <sys_clock_driver_init+0x6c>)
    5672:	2400      	movs	r4, #0
    5674:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5678:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    567c:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    5680:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    5684:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    5688:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    568c:	4b13      	ldr	r3, [pc, #76]	; (56dc <sys_clock_driver_init+0x70>)
    568e:	2602      	movs	r6, #2
    5690:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    5694:	2101      	movs	r1, #1
    5696:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    569a:	2011      	movs	r0, #17
    569c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    56a0:	4622      	mov	r2, r4
    56a2:	f7fe fa2f 	bl	3b04 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    56a6:	2011      	movs	r0, #17
    56a8:	f7fe fa10 	bl	3acc <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    56ac:	4a0c      	ldr	r2, [pc, #48]	; (56e0 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    56ae:	2301      	movs	r3, #1
    56b0:	60ab      	str	r3, [r5, #8]
    56b2:	602b      	str	r3, [r5, #0]
    56b4:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    56b6:	4b0b      	ldr	r3, [pc, #44]	; (56e4 <sys_clock_driver_init+0x78>)
    56b8:	4a0b      	ldr	r2, [pc, #44]	; (56e8 <sys_clock_driver_init+0x7c>)
    56ba:	9300      	str	r3, [sp, #0]
    56bc:	9401      	str	r4, [sp, #4]
    56be:	2300      	movs	r3, #0
    56c0:	4620      	mov	r0, r4
    56c2:	f7ff ff2f 	bl	5524 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    56c6:	4630      	mov	r0, r6
    56c8:	f7ff fa06 	bl	4ad8 <z_nrf_clock_control_lf_on>

	return 0;
}
    56cc:	4620      	mov	r0, r4
    56ce:	b002      	add	sp, #8
    56d0:	bd70      	pop	{r4, r5, r6, pc}
    56d2:	bf00      	nop
    56d4:	200004c0 	.word	0x200004c0
    56d8:	40011000 	.word	0x40011000
    56dc:	e000e100 	.word	0xe000e100
    56e0:	20000c38 	.word	0x20000c38
    56e4:	00005405 	.word	0x00005405
    56e8:	007fffff 	.word	0x007fffff

000056ec <rtc_nrf_isr>:
{
    56ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    56f0:	4c33      	ldr	r4, [pc, #204]	; (57c0 <rtc_nrf_isr+0xd4>)
    56f2:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    56f6:	079a      	lsls	r2, r3, #30
    56f8:	d50b      	bpl.n	5712 <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    56fa:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    56fe:	b143      	cbz	r3, 5712 <rtc_nrf_isr+0x26>
		overflow_cnt++;
    5700:	4a30      	ldr	r2, [pc, #192]	; (57c4 <rtc_nrf_isr+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    5702:	2300      	movs	r3, #0
    5704:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
    5708:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    570c:	6813      	ldr	r3, [r2, #0]
    570e:	3301      	adds	r3, #1
    5710:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    5712:	f04f 0320 	mov.w	r3, #32
    5716:	f3ef 8211 	mrs	r2, BASEPRI
    571a:	f383 8812 	msr	BASEPRI_MAX, r3
    571e:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    5722:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    5726:	03db      	lsls	r3, r3, #15
    5728:	d529      	bpl.n	577e <rtc_nrf_isr+0x92>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    572a:	f3bf 8f5b 	dmb	ish
    572e:	4b26      	ldr	r3, [pc, #152]	; (57c8 <rtc_nrf_isr+0xdc>)
    5730:	e853 1f00 	ldrex	r1, [r3]
    5734:	f021 0001 	bic.w	r0, r1, #1
    5738:	e843 0500 	strex	r5, r0, [r3]
    573c:	2d00      	cmp	r5, #0
    573e:	d1f7      	bne.n	5730 <rtc_nrf_isr+0x44>
    5740:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    5744:	b911      	cbnz	r1, 574c <rtc_nrf_isr+0x60>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5746:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
    574a:	b1c3      	cbz	r3, 577e <rtc_nrf_isr+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    574c:	2500      	movs	r5, #0
    574e:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
    5752:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
	__asm__ volatile(
    5756:	f382 8811 	msr	BASEPRI, r2
    575a:	f3bf 8f6f 	isb	sy
		curr_time = z_nrf_rtc_timer_read();
    575e:	f7ff febf 	bl	54e0 <z_nrf_rtc_timer_read>
	__asm__ volatile(
    5762:	f04f 0320 	mov.w	r3, #32
    5766:	f3ef 8211 	mrs	r2, BASEPRI
    576a:	f383 8812 	msr	BASEPRI_MAX, r3
    576e:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    5772:	4b16      	ldr	r3, [pc, #88]	; (57cc <rtc_nrf_isr+0xe0>)
    5774:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
    5778:	42b0      	cmp	r0, r6
    577a:	41b9      	sbcs	r1, r7
    577c:	d206      	bcs.n	578c <rtc_nrf_isr+0xa0>
	__asm__ volatile(
    577e:	f382 8811 	msr	BASEPRI, r2
    5782:	f3bf 8f6f 	isb	sy
}
    5786:	b003      	add	sp, #12
    5788:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    578c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    5790:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    5794:	e9d3 1000 	ldrd	r1, r0, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    5798:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
    579c:	601d      	str	r5, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    579e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    57a2:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
    57a6:	f382 8811 	msr	BASEPRI, r2
    57aa:	f3bf 8f6f 	isb	sy
		if (handler) {
    57ae:	2900      	cmp	r1, #0
    57b0:	d0e9      	beq.n	5786 <rtc_nrf_isr+0x9a>
			handler(chan, expire_time, user_context);
    57b2:	9000      	str	r0, [sp, #0]
    57b4:	4632      	mov	r2, r6
    57b6:	463b      	mov	r3, r7
    57b8:	4628      	mov	r0, r5
    57ba:	4788      	blx	r1
}
    57bc:	e7e3      	b.n	5786 <rtc_nrf_isr+0x9a>
    57be:	bf00      	nop
    57c0:	40011000 	.word	0x40011000
    57c4:	20000c3c 	.word	0x20000c3c
    57c8:	20000c34 	.word	0x20000c34
    57cc:	200004c0 	.word	0x200004c0

000057d0 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    57d0:	1c43      	adds	r3, r0, #1
{
    57d2:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    57d4:	d021      	beq.n	581a <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    57d6:	2801      	cmp	r0, #1
    57d8:	dd21      	ble.n	581e <sys_clock_set_timeout+0x4e>
    57da:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    57de:	da20      	bge.n	5822 <sys_clock_set_timeout+0x52>
    57e0:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    57e2:	f7ff fe7d 	bl	54e0 <z_nrf_rtc_timer_read>
    57e6:	4b10      	ldr	r3, [pc, #64]	; (5828 <sys_clock_set_timeout+0x58>)
    57e8:	e9d3 1300 	ldrd	r1, r3, [r3]
    57ec:	1a42      	subs	r2, r0, r1
		ticks = 0;
    57ee:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
	if (cyc > MAX_CYCLES) {
    57f2:	480e      	ldr	r0, [pc, #56]	; (582c <sys_clock_set_timeout+0x5c>)
		ticks = 0;
    57f4:	bf28      	it	cs
    57f6:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    57f8:	3201      	adds	r2, #1
    57fa:	4422      	add	r2, r4
	if (cyc > MAX_CYCLES) {
    57fc:	4282      	cmp	r2, r0
    57fe:	bf28      	it	cs
    5800:	4602      	movcs	r2, r0
	uint64_t target_time = cyc + last_count;
    5802:	1852      	adds	r2, r2, r1
    5804:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    5808:	4909      	ldr	r1, [pc, #36]	; (5830 <sys_clock_set_timeout+0x60>)
    580a:	9001      	str	r0, [sp, #4]
    580c:	9100      	str	r1, [sp, #0]
    580e:	f143 0300 	adc.w	r3, r3, #0
    5812:	f7ff fe87 	bl	5524 <compare_set>
}
    5816:	b002      	add	sp, #8
    5818:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    581a:	4804      	ldr	r0, [pc, #16]	; (582c <sys_clock_set_timeout+0x5c>)
    581c:	e7e0      	b.n	57e0 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    581e:	2400      	movs	r4, #0
    5820:	e7df      	b.n	57e2 <sys_clock_set_timeout+0x12>
    5822:	4c02      	ldr	r4, [pc, #8]	; (582c <sys_clock_set_timeout+0x5c>)
    5824:	e7dd      	b.n	57e2 <sys_clock_set_timeout+0x12>
    5826:	bf00      	nop
    5828:	200004d0 	.word	0x200004d0
    582c:	007fffff 	.word	0x007fffff
    5830:	00005405 	.word	0x00005405

00005834 <sys_clock_elapsed>:
{
    5834:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    5836:	f7ff fe53 	bl	54e0 <z_nrf_rtc_timer_read>
    583a:	4b02      	ldr	r3, [pc, #8]	; (5844 <sys_clock_elapsed+0x10>)
    583c:	681b      	ldr	r3, [r3, #0]
}
    583e:	1ac0      	subs	r0, r0, r3
    5840:	bd08      	pop	{r3, pc}
    5842:	bf00      	nop
    5844:	200004d0 	.word	0x200004d0

00005848 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    5848:	6803      	ldr	r3, [r0, #0]
    switch (port)
    584a:	095a      	lsrs	r2, r3, #5
{
    584c:	b510      	push	{r4, lr}
    584e:	4604      	mov	r4, r0
    switch (port)
    5850:	d01d      	beq.n	588e <nrf_gpio_pin_port_decode+0x46>
    5852:	2a01      	cmp	r2, #1
    5854:	d106      	bne.n	5864 <nrf_gpio_pin_port_decode+0x1c>
            mask = P1_FEATURE_PINS_PRESENT;
    5856:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    585a:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
    585e:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    5860:	07d3      	lsls	r3, r2, #31
    5862:	d40b      	bmi.n	587c <nrf_gpio_pin_port_decode+0x34>
    5864:	4914      	ldr	r1, [pc, #80]	; (58b8 <nrf_gpio_pin_port_decode+0x70>)
    5866:	4815      	ldr	r0, [pc, #84]	; (58bc <nrf_gpio_pin_port_decode+0x74>)
    5868:	4a15      	ldr	r2, [pc, #84]	; (58c0 <nrf_gpio_pin_port_decode+0x78>)
    586a:	f240 2329 	movw	r3, #553	; 0x229
    586e:	f003 fd6b 	bl	9348 <assert_print>
    5872:	4813      	ldr	r0, [pc, #76]	; (58c0 <nrf_gpio_pin_port_decode+0x78>)
    5874:	f240 2129 	movw	r1, #553	; 0x229
    5878:	f003 fd5f 	bl	933a <assert_post_action>
    uint32_t pin_number = *p_pin;
    587c:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    587e:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5882:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    5884:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5886:	d105      	bne.n	5894 <nrf_gpio_pin_port_decode+0x4c>
    switch (port)
    5888:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    588c:	bd10      	pop	{r4, pc}
    switch (port)
    588e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5892:	e7e2      	b.n	585a <nrf_gpio_pin_port_decode+0x12>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5894:	2b01      	cmp	r3, #1
    5896:	d00c      	beq.n	58b2 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    5898:	4a09      	ldr	r2, [pc, #36]	; (58c0 <nrf_gpio_pin_port_decode+0x78>)
    589a:	490a      	ldr	r1, [pc, #40]	; (58c4 <nrf_gpio_pin_port_decode+0x7c>)
    589c:	4807      	ldr	r0, [pc, #28]	; (58bc <nrf_gpio_pin_port_decode+0x74>)
    589e:	f240 232e 	movw	r3, #558	; 0x22e
    58a2:	f003 fd51 	bl	9348 <assert_print>
    58a6:	4806      	ldr	r0, [pc, #24]	; (58c0 <nrf_gpio_pin_port_decode+0x78>)
    58a8:	f240 212e 	movw	r1, #558	; 0x22e
    58ac:	f003 fd45 	bl	933a <assert_post_action>
    58b0:	e7ea      	b.n	5888 <nrf_gpio_pin_port_decode+0x40>
        case 1: return NRF_P1;
    58b2:	4805      	ldr	r0, [pc, #20]	; (58c8 <nrf_gpio_pin_port_decode+0x80>)
    58b4:	e7ea      	b.n	588c <nrf_gpio_pin_port_decode+0x44>
    58b6:	bf00      	nop
    58b8:	0000b244 	.word	0x0000b244
    58bc:	0000a246 	.word	0x0000a246
    58c0:	0000b211 	.word	0x0000b211
    58c4:	0000a378 	.word	0x0000a378
    58c8:	50000300 	.word	0x50000300

000058cc <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    58cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    58ce:	ab0b      	add	r3, sp, #44	; 0x2c
    58d0:	9305      	str	r3, [sp, #20]
    58d2:	9303      	str	r3, [sp, #12]
    58d4:	4b05      	ldr	r3, [pc, #20]	; (58ec <z_log_msg2_runtime_create.constprop.0+0x20>)
    58d6:	9302      	str	r3, [sp, #8]
    58d8:	2300      	movs	r3, #0
    58da:	e9cd 3300 	strd	r3, r3, [sp]
    58de:	2201      	movs	r2, #1
    58e0:	4618      	mov	r0, r3
    58e2:	f7fd fd17 	bl	3314 <z_impl_z_log_msg2_runtime_vcreate>
}
    58e6:	b007      	add	sp, #28
    58e8:	f85d fb04 	ldr.w	pc, [sp], #4
    58ec:	0000b2be 	.word	0x0000b2be

000058f0 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    58f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    58f2:	f7fd faab 	bl	2e4c <z_impl_log_panic>
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    58f6:	2400      	movs	r4, #0
    58f8:	4b06      	ldr	r3, [pc, #24]	; (5914 <k_sys_fatal_error_handler+0x24>)
    58fa:	9302      	str	r3, [sp, #8]
    58fc:	4620      	mov	r0, r4
    58fe:	e9cd 4400 	strd	r4, r4, [sp]
    5902:	4905      	ldr	r1, [pc, #20]	; (5918 <k_sys_fatal_error_handler+0x28>)
    5904:	4623      	mov	r3, r4
    5906:	2201      	movs	r2, #1
    5908:	f7ff ffe0 	bl	58cc <z_log_msg2_runtime_create.constprop.0>
		sys_arch_reboot(0);
    590c:	4620      	mov	r0, r4
    590e:	f7fe ff5b 	bl	47c8 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    5912:	bf00      	nop
    5914:	0000b2be 	.word	0x0000b2be
    5918:	00009e08 	.word	0x00009e08

0000591c <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    591c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    5920:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    5924:	2a08      	cmp	r2, #8
    5926:	d106      	bne.n	5936 <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5928:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    592c:	2b05      	cmp	r3, #5
    592e:	d802      	bhi.n	5936 <nrf52_errata_103+0x1a>
    5930:	4a02      	ldr	r2, [pc, #8]	; (593c <nrf52_errata_103+0x20>)
    5932:	5cd0      	ldrb	r0, [r2, r3]
    5934:	4770      	bx	lr
                        return false;
    5936:	2000      	movs	r0, #0
}
    5938:	4770      	bx	lr
    593a:	bf00      	nop
    593c:	0000b2e1 	.word	0x0000b2e1

00005940 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    5940:	4a02      	ldr	r2, [pc, #8]	; (594c <nvmc_wait+0xc>)
    5942:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    5946:	2b00      	cmp	r3, #0
    5948:	d0fb      	beq.n	5942 <nvmc_wait+0x2>
}
    594a:	4770      	bx	lr
    594c:	4001e000 	.word	0x4001e000

00005950 <SystemInit>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5950:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    5954:	b510      	push	{r4, lr}
            if (var1 == 0x08)
    5956:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    595a:	2a08      	cmp	r2, #8
    595c:	d14e      	bne.n	59fc <SystemInit+0xac>

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
            NRF_CLOCK->EVENTS_DONE = 0;
    595e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5962:	2100      	movs	r1, #0
    5964:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    5968:	f8c2 1110 	str.w	r1, [r2, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    596c:	f8c2 1538 	str.w	r1, [r2, #1336]	; 0x538

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    5970:	f502 4240 	add.w	r2, r2, #49152	; 0xc000
    5974:	f8d3 1404 	ldr.w	r1, [r3, #1028]	; 0x404
    5978:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    597c:	f8d3 1408 	ldr.w	r1, [r3, #1032]	; 0x408
    5980:	f8c2 1524 	str.w	r1, [r2, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    5984:	f8d3 140c 	ldr.w	r1, [r3, #1036]	; 0x40c
    5988:	f8c2 1528 	str.w	r1, [r2, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    598c:	f8d3 1410 	ldr.w	r1, [r3, #1040]	; 0x410
    5990:	f8c2 152c 	str.w	r1, [r2, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    5994:	f8d3 1414 	ldr.w	r1, [r3, #1044]	; 0x414
    5998:	f8c2 1530 	str.w	r1, [r2, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    599c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    59a0:	f8c2 1534 	str.w	r1, [r2, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    59a4:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
    59a8:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    59ac:	f8d3 1420 	ldr.w	r1, [r3, #1056]	; 0x420
    59b0:	f8c2 1544 	str.w	r1, [r2, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    59b4:	f8d3 1424 	ldr.w	r1, [r3, #1060]	; 0x424
    59b8:	f8c2 1548 	str.w	r1, [r2, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    59bc:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
    59c0:	f8c2 154c 	str.w	r1, [r2, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    59c4:	f8d3 142c 	ldr.w	r1, [r3, #1068]	; 0x42c
    59c8:	f8c2 1550 	str.w	r1, [r2, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    59cc:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
    59d0:	f8c2 1554 	str.w	r1, [r2, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    59d4:	f8d3 1434 	ldr.w	r1, [r3, #1076]	; 0x434
    59d8:	f8c2 1560 	str.w	r1, [r2, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    59dc:	f8d3 1438 	ldr.w	r1, [r3, #1080]	; 0x438
    59e0:	f8c2 1564 	str.w	r1, [r2, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    59e4:	f8d3 143c 	ldr.w	r1, [r3, #1084]	; 0x43c
    59e8:	f8c2 1568 	str.w	r1, [r2, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    59ec:	f8d3 1440 	ldr.w	r1, [r3, #1088]	; 0x440
    59f0:	f8c2 156c 	str.w	r1, [r2, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    59f4:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
    59f8:	f8c2 3570 	str.w	r3, [r2, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    59fc:	f7ff ff8e 	bl	591c <nrf52_errata_103>
    5a00:	b118      	cbz	r0, 5a0a <SystemInit+0xba>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    5a02:	4b3b      	ldr	r3, [pc, #236]	; (5af0 <SystemInit+0x1a0>)
    5a04:	4a3b      	ldr	r2, [pc, #236]	; (5af4 <SystemInit+0x1a4>)
    5a06:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    5a0a:	f7ff ff87 	bl	591c <nrf52_errata_103>
    5a0e:	b118      	cbz	r0, 5a18 <SystemInit+0xc8>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    5a10:	4b39      	ldr	r3, [pc, #228]	; (5af8 <SystemInit+0x1a8>)
    5a12:	22fb      	movs	r2, #251	; 0xfb
    5a14:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    5a18:	f7ff ff80 	bl	591c <nrf52_errata_103>
    5a1c:	b170      	cbz	r0, 5a3c <SystemInit+0xec>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    5a1e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    5a22:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5a26:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    5a2a:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    5a2e:	f022 020f 	bic.w	r2, r2, #15
    5a32:	f003 030f 	and.w	r3, r3, #15
    5a36:	4313      	orrs	r3, r2
    5a38:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    5a3c:	f7ff ff6e 	bl	591c <nrf52_errata_103>
    5a40:	b120      	cbz	r0, 5a4c <SystemInit+0xfc>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    5a42:	4b2e      	ldr	r3, [pc, #184]	; (5afc <SystemInit+0x1ac>)
    5a44:	f44f 7200 	mov.w	r2, #512	; 0x200
    5a48:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5a4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    5a50:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
    5a54:	2b08      	cmp	r3, #8
    5a56:	d11a      	bne.n	5a8e <SystemInit+0x13e>

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    5a58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5a5c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    5a60:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    5a62:	bf44      	itt	mi
    5a64:	f06f 0201 	mvnmi.w	r2, #1
    5a68:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5a6c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5a70:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
            {
                switch(var2)
    5a74:	2b05      	cmp	r3, #5
    5a76:	d802      	bhi.n	5a7e <SystemInit+0x12e>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    5a78:	4a21      	ldr	r2, [pc, #132]	; (5b00 <SystemInit+0x1b0>)
    5a7a:	5cd3      	ldrb	r3, [r2, r3]
    5a7c:	b13b      	cbz	r3, 5a8e <SystemInit+0x13e>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    5a7e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5a82:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    5a86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5a8a:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5a8e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5a92:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    5a96:	2a00      	cmp	r2, #0
    5a98:	db03      	blt.n	5aa2 <SystemInit+0x152>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    5a9a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5a9e:	2b00      	cmp	r3, #0
    5aa0:	da22      	bge.n	5ae8 <SystemInit+0x198>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5aa2:	4918      	ldr	r1, [pc, #96]	; (5b04 <SystemInit+0x1b4>)
    5aa4:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5aa6:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5aaa:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5aae:	2412      	movs	r4, #18
    nvmc_wait();
    5ab0:	f7ff ff46 	bl	5940 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5ab4:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    5ab8:	f7ff ff42 	bl	5940 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5abc:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    5ac0:	f7ff ff3e 	bl	5940 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5ac4:	2300      	movs	r3, #0
    5ac6:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    5aca:	f7ff ff39 	bl	5940 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    5ace:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5ad2:	490d      	ldr	r1, [pc, #52]	; (5b08 <SystemInit+0x1b8>)
    5ad4:	4b0d      	ldr	r3, [pc, #52]	; (5b0c <SystemInit+0x1bc>)
    5ad6:	68ca      	ldr	r2, [r1, #12]
    5ad8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5adc:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5ade:	60cb      	str	r3, [r1, #12]
    5ae0:	f3bf 8f4f 	dsb	sy
    __NOP();
    5ae4:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    5ae6:	e7fd      	b.n	5ae4 <SystemInit+0x194>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    5ae8:	4b09      	ldr	r3, [pc, #36]	; (5b10 <SystemInit+0x1c0>)
    5aea:	4a0a      	ldr	r2, [pc, #40]	; (5b14 <SystemInit+0x1c4>)
    5aec:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    5aee:	bd10      	pop	{r4, pc}
    5af0:	40005000 	.word	0x40005000
    5af4:	00038148 	.word	0x00038148
    5af8:	4000f000 	.word	0x4000f000
    5afc:	40029000 	.word	0x40029000
    5b00:	0000b2db 	.word	0x0000b2db
    5b04:	4001e000 	.word	0x4001e000
    5b08:	e000ed00 	.word	0xe000ed00
    5b0c:	05fa0004 	.word	0x05fa0004
    5b10:	20000058 	.word	0x20000058
    5b14:	03d09000 	.word	0x03d09000

00005b18 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    5b18:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    5b1a:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    5b1c:	6802      	ldr	r2, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    5b1e:	f3bf 8f5b 	dmb	ish
        idx = 31 - NRF_CLZ(prev_mask);
    5b22:	fab2 f382 	clz	r3, r2
    5b26:	f1c3 031f 	rsb	r3, r3, #31
    5b2a:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
    5b2c:	fa05 f403 	lsl.w	r4, r5, r3
    5b30:	ea22 0404 	bic.w	r4, r2, r4
    5b34:	e850 6f00 	ldrex	r6, [r0]
    5b38:	4296      	cmp	r6, r2
    5b3a:	d104      	bne.n	5b46 <nrfx_flag32_alloc+0x2e>
    5b3c:	e840 4c00 	strex	ip, r4, [r0]
    5b40:	f1bc 0f00 	cmp.w	ip, #0
    5b44:	d1f6      	bne.n	5b34 <nrfx_flag32_alloc+0x1c>
    5b46:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    5b4a:	d1e7      	bne.n	5b1c <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
    5b4c:	4801      	ldr	r0, [pc, #4]	; (5b54 <nrfx_flag32_alloc+0x3c>)
    *p_flag = idx;
    5b4e:	700b      	strb	r3, [r1, #0]
}
    5b50:	bd70      	pop	{r4, r5, r6, pc}
    5b52:	bf00      	nop
    5b54:	0bad0000 	.word	0x0bad0000

00005b58 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    5b58:	6803      	ldr	r3, [r0, #0]
    5b5a:	40cb      	lsrs	r3, r1
    5b5c:	07db      	lsls	r3, r3, #31
{
    5b5e:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    5b60:	d414      	bmi.n	5b8c <nrfx_flag32_free+0x34>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    5b62:	2301      	movs	r3, #1
    5b64:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
    5b66:	6802      	ldr	r2, [r0, #0]
    5b68:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    5b6c:	ea43 0102 	orr.w	r1, r3, r2
    5b70:	e850 4f00 	ldrex	r4, [r0]
    5b74:	4294      	cmp	r4, r2
    5b76:	d104      	bne.n	5b82 <nrfx_flag32_free+0x2a>
    5b78:	e840 1c00 	strex	ip, r1, [r0]
    5b7c:	f1bc 0f00 	cmp.w	ip, #0
    5b80:	d1f6      	bne.n	5b70 <nrfx_flag32_free+0x18>
    5b82:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    5b86:	d1ee      	bne.n	5b66 <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
    5b88:	4801      	ldr	r0, [pc, #4]	; (5b90 <nrfx_flag32_free+0x38>)
}
    5b8a:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    5b8c:	4801      	ldr	r0, [pc, #4]	; (5b94 <nrfx_flag32_free+0x3c>)
    5b8e:	e7fc      	b.n	5b8a <nrfx_flag32_free+0x32>
    5b90:	0bad0000 	.word	0x0bad0000
    5b94:	0bad0004 	.word	0x0bad0004

00005b98 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    5b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
    5b9a:	4604      	mov	r4, r0
    5b9c:	b170      	cbz	r0, 5bbc <clock_stop+0x24>
    5b9e:	2801      	cmp	r0, #1
    5ba0:	d02d      	beq.n	5bfe <clock_stop+0x66>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    5ba2:	4939      	ldr	r1, [pc, #228]	; (5c88 <clock_stop+0xf0>)
    5ba4:	4839      	ldr	r0, [pc, #228]	; (5c8c <clock_stop+0xf4>)
    5ba6:	4a3a      	ldr	r2, [pc, #232]	; (5c90 <clock_stop+0xf8>)
    5ba8:	23d8      	movs	r3, #216	; 0xd8
    5baa:	f003 fbcd 	bl	9348 <assert_print>
    5bae:	4838      	ldr	r0, [pc, #224]	; (5c90 <clock_stop+0xf8>)
    5bb0:	21d8      	movs	r1, #216	; 0xd8
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    5bb2:	b003      	add	sp, #12
    5bb4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            NRFX_ASSERT(0);
    5bb8:	f003 bbbf 	b.w	933a <assert_post_action>
    p_reg->INTENCLR = mask;
    5bbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5bc0:	2202      	movs	r2, #2
    5bc2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5bc6:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
    5bca:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5bce:	2201      	movs	r2, #1
    5bd0:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    5bd2:	4607      	mov	r7, r0
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    5bd4:	2301      	movs	r3, #1
    5bd6:	f88d 3007 	strb.w	r3, [sp, #7]
    5bda:	f242 7510 	movw	r5, #10000	; 0x2710
    5bde:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
    5be2:	b1cc      	cbz	r4, 5c18 <clock_stop+0x80>
    5be4:	2c01      	cmp	r4, #1
    5be6:	d037      	beq.n	5c58 <clock_stop+0xc0>
            NRFX_ASSERT(0);
    5be8:	4927      	ldr	r1, [pc, #156]	; (5c88 <clock_stop+0xf0>)
    5bea:	4828      	ldr	r0, [pc, #160]	; (5c8c <clock_stop+0xf4>)
    5bec:	4a29      	ldr	r2, [pc, #164]	; (5c94 <clock_stop+0xfc>)
    5bee:	f44f 734f 	mov.w	r3, #828	; 0x33c
    5bf2:	f003 fba9 	bl	9348 <assert_print>
    5bf6:	4827      	ldr	r0, [pc, #156]	; (5c94 <clock_stop+0xfc>)
    5bf8:	f44f 714f 	mov.w	r1, #828	; 0x33c
    5bfc:	e7d9      	b.n	5bb2 <clock_stop+0x1a>
    p_reg->INTENCLR = mask;
    5bfe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c02:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    5c04:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5c08:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    5c0c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5c10:	6058      	str	r0, [r3, #4]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    5c12:	f10d 0707 	add.w	r7, sp, #7
    5c16:	e7dd      	b.n	5bd4 <clock_stop+0x3c>
            if (p_clk_src != NULL)
    5c18:	b19f      	cbz	r7, 5c42 <clock_stop+0xaa>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5c1a:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    5c1e:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    5c22:	603b      	str	r3, [r7, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5c24:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    5c28:	03d8      	lsls	r0, r3, #15
    5c2a:	d513      	bpl.n	5c54 <clock_stop+0xbc>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    5c2c:	f89d 0007 	ldrb.w	r0, [sp, #7]
    5c30:	2801      	cmp	r0, #1
    5c32:	d103      	bne.n	5c3c <clock_stop+0xa4>
    5c34:	f003 fe67 	bl	9906 <nrfx_busy_wait>
    5c38:	3d01      	subs	r5, #1
    5c3a:	d1d2      	bne.n	5be2 <clock_stop+0x4a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    5c3c:	2c01      	cmp	r4, #1
    5c3e:	d015      	beq.n	5c6c <clock_stop+0xd4>
    5c40:	e008      	b.n	5c54 <clock_stop+0xbc>
    5c42:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
    5c46:	03d9      	lsls	r1, r3, #15
    5c48:	d504      	bpl.n	5c54 <clock_stop+0xbc>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    5c4a:	2001      	movs	r0, #1
    5c4c:	f003 fe5b 	bl	9906 <nrfx_busy_wait>
    5c50:	3d01      	subs	r5, #1
    5c52:	d1f6      	bne.n	5c42 <clock_stop+0xaa>
}
    5c54:	b003      	add	sp, #12
    5c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if (p_clk_src != NULL)
    5c58:	b167      	cbz	r7, 5c74 <clock_stop+0xdc>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5c5a:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    5c5e:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    5c62:	703b      	strb	r3, [r7, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5c64:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    5c68:	03da      	lsls	r2, r3, #15
    5c6a:	d4df      	bmi.n	5c2c <clock_stop+0x94>
            m_clock_cb.hfclk_started = false;
    5c6c:	4b0a      	ldr	r3, [pc, #40]	; (5c98 <clock_stop+0x100>)
    5c6e:	2200      	movs	r2, #0
    5c70:	715a      	strb	r2, [r3, #5]
    5c72:	e7ef      	b.n	5c54 <clock_stop+0xbc>
    5c74:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
    5c78:	03db      	lsls	r3, r3, #15
    5c7a:	d5f7      	bpl.n	5c6c <clock_stop+0xd4>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    5c7c:	2001      	movs	r0, #1
    5c7e:	f003 fe42 	bl	9906 <nrfx_busy_wait>
    5c82:	3d01      	subs	r5, #1
    5c84:	d1f6      	bne.n	5c74 <clock_stop+0xdc>
    5c86:	e7f1      	b.n	5c6c <clock_stop+0xd4>
    5c88:	0000a378 	.word	0x0000a378
    5c8c:	0000a246 	.word	0x0000a246
    5c90:	0000b2e7 	.word	0x0000b2e7
    5c94:	0000b324 	.word	0x0000b324
    5c98:	20000c40 	.word	0x20000c40

00005c9c <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    5c9c:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    5c9e:	4604      	mov	r4, r0
    5ca0:	b958      	cbnz	r0, 5cba <nrfx_clock_init+0x1e>
    5ca2:	490b      	ldr	r1, [pc, #44]	; (5cd0 <nrfx_clock_init+0x34>)
    5ca4:	480b      	ldr	r0, [pc, #44]	; (5cd4 <nrfx_clock_init+0x38>)
    5ca6:	4a0c      	ldr	r2, [pc, #48]	; (5cd8 <nrfx_clock_init+0x3c>)
    5ca8:	f240 1315 	movw	r3, #277	; 0x115
    5cac:	f003 fb4c 	bl	9348 <assert_print>
    5cb0:	4809      	ldr	r0, [pc, #36]	; (5cd8 <nrfx_clock_init+0x3c>)
    5cb2:	f240 1115 	movw	r1, #277	; 0x115
    5cb6:	f003 fb40 	bl	933a <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    5cba:	4b08      	ldr	r3, [pc, #32]	; (5cdc <nrfx_clock_init+0x40>)
    5cbc:	791a      	ldrb	r2, [r3, #4]
    5cbe:	b922      	cbnz	r2, 5cca <nrfx_clock_init+0x2e>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    5cc0:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    5cc2:	4807      	ldr	r0, [pc, #28]	; (5ce0 <nrfx_clock_init+0x44>)
        m_clock_cb.event_handler = event_handler;
    5cc4:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    5cc6:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    5cc8:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    5cca:	4806      	ldr	r0, [pc, #24]	; (5ce4 <nrfx_clock_init+0x48>)
    return err_code;
    5ccc:	e7fc      	b.n	5cc8 <nrfx_clock_init+0x2c>
    5cce:	bf00      	nop
    5cd0:	0000b358 	.word	0x0000b358
    5cd4:	0000a246 	.word	0x0000a246
    5cd8:	0000b2e7 	.word	0x0000b2e7
    5cdc:	20000c40 	.word	0x20000c40
    5ce0:	0bad0000 	.word	0x0bad0000
    5ce4:	0bad000c 	.word	0x0bad000c

00005ce8 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    5ce8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    5cea:	4b0d      	ldr	r3, [pc, #52]	; (5d20 <nrfx_clock_enable+0x38>)
    5cec:	791b      	ldrb	r3, [r3, #4]
    5cee:	b95b      	cbnz	r3, 5d08 <nrfx_clock_enable+0x20>
    5cf0:	490c      	ldr	r1, [pc, #48]	; (5d24 <nrfx_clock_enable+0x3c>)
    5cf2:	480d      	ldr	r0, [pc, #52]	; (5d28 <nrfx_clock_enable+0x40>)
    5cf4:	4a0d      	ldr	r2, [pc, #52]	; (5d2c <nrfx_clock_enable+0x44>)
    5cf6:	f44f 7397 	mov.w	r3, #302	; 0x12e
    5cfa:	f003 fb25 	bl	9348 <assert_print>
    5cfe:	480b      	ldr	r0, [pc, #44]	; (5d2c <nrfx_clock_enable+0x44>)
    5d00:	f44f 7197 	mov.w	r1, #302	; 0x12e
    5d04:	f003 fb19 	bl	933a <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5d08:	2000      	movs	r0, #0
    5d0a:	f7fd feed 	bl	3ae8 <arch_irq_is_enabled>
    5d0e:	b908      	cbnz	r0, 5d14 <nrfx_clock_enable+0x2c>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    5d10:	f7fd fedc 	bl	3acc <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5d14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5d18:	2200      	movs	r2, #0
    5d1a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    5d1e:	bd08      	pop	{r3, pc}
    5d20:	20000c40 	.word	0x20000c40
    5d24:	0000b366 	.word	0x0000b366
    5d28:	0000a246 	.word	0x0000a246
    5d2c:	0000b2e7 	.word	0x0000b2e7

00005d30 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    5d30:	4b2c      	ldr	r3, [pc, #176]	; (5de4 <nrfx_clock_start+0xb4>)
    5d32:	791b      	ldrb	r3, [r3, #4]
{
    5d34:	b510      	push	{r4, lr}
    5d36:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    5d38:	b95b      	cbnz	r3, 5d52 <nrfx_clock_start+0x22>
    5d3a:	492b      	ldr	r1, [pc, #172]	; (5de8 <nrfx_clock_start+0xb8>)
    5d3c:	482b      	ldr	r0, [pc, #172]	; (5dec <nrfx_clock_start+0xbc>)
    5d3e:	4a2c      	ldr	r2, [pc, #176]	; (5df0 <nrfx_clock_start+0xc0>)
    5d40:	f44f 73b4 	mov.w	r3, #360	; 0x168
    5d44:	f003 fb00 	bl	9348 <assert_print>
    5d48:	4829      	ldr	r0, [pc, #164]	; (5df0 <nrfx_clock_start+0xc0>)
    5d4a:	f44f 71b4 	mov.w	r1, #360	; 0x168
    5d4e:	f003 faf4 	bl	933a <assert_post_action>
    switch (domain)
    5d52:	b17c      	cbz	r4, 5d74 <nrfx_clock_start+0x44>
    5d54:	2c01      	cmp	r4, #1
    5d56:	d03a      	beq.n	5dce <nrfx_clock_start+0x9e>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    5d58:	4926      	ldr	r1, [pc, #152]	; (5df4 <nrfx_clock_start+0xc4>)
    5d5a:	4824      	ldr	r0, [pc, #144]	; (5dec <nrfx_clock_start+0xbc>)
    5d5c:	4a24      	ldr	r2, [pc, #144]	; (5df0 <nrfx_clock_start+0xc0>)
    5d5e:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
    5d62:	f003 faf1 	bl	9348 <assert_print>
            break;
    }
}
    5d66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            NRFX_ASSERT(0);
    5d6a:	4821      	ldr	r0, [pc, #132]	; (5df0 <nrfx_clock_start+0xc0>)
    5d6c:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
    5d70:	f003 bae3 	b.w	933a <assert_post_action>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5d74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5d78:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5d7c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    5d80:	03c8      	lsls	r0, r1, #15
    5d82:	d512      	bpl.n	5daa <nrfx_clock_start+0x7a>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    5d84:	f003 0303 	and.w	r3, r3, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    5d88:	2b01      	cmp	r3, #1
    5d8a:	d11a      	bne.n	5dc2 <nrfx_clock_start+0x92>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5d8c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5d90:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5d94:	2300      	movs	r3, #0
    5d96:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    5d9a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
    5d9e:	2302      	movs	r3, #2
    5da0:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5da4:	2301      	movs	r3, #1
    5da6:	6093      	str	r3, [r2, #8]
}
    5da8:	e00a      	b.n	5dc0 <nrfx_clock_start+0x90>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    5daa:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    5dae:	07d9      	lsls	r1, r3, #31
    5db0:	d50b      	bpl.n	5dca <nrfx_clock_start+0x9a>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    5db2:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    5db6:	079b      	lsls	r3, r3, #30
    5db8:	d404      	bmi.n	5dc4 <nrfx_clock_start+0x94>
    p_reg->INTENSET = mask;
    5dba:	2302      	movs	r3, #2
    5dbc:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    5dc0:	bd10      	pop	{r4, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    5dc2:	b113      	cbz	r3, 5dca <nrfx_clock_start+0x9a>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    5dc4:	2000      	movs	r0, #0
    5dc6:	f7ff fee7 	bl	5b98 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    5dca:	2300      	movs	r3, #0
    5dcc:	e7de      	b.n	5d8c <nrfx_clock_start+0x5c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5dce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5dd2:	2200      	movs	r2, #0
    5dd4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    5dd8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    5ddc:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5de0:	601c      	str	r4, [r3, #0]
}
    5de2:	e7ed      	b.n	5dc0 <nrfx_clock_start+0x90>
    5de4:	20000c40 	.word	0x20000c40
    5de8:	0000b366 	.word	0x0000b366
    5dec:	0000a246 	.word	0x0000a246
    5df0:	0000b2e7 	.word	0x0000b2e7
    5df4:	0000a378 	.word	0x0000a378

00005df8 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    5df8:	4b0a      	ldr	r3, [pc, #40]	; (5e24 <nrfx_clock_stop+0x2c>)
    5dfa:	791b      	ldrb	r3, [r3, #4]
{
    5dfc:	b510      	push	{r4, lr}
    5dfe:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    5e00:	b95b      	cbnz	r3, 5e1a <nrfx_clock_stop+0x22>
    5e02:	4909      	ldr	r1, [pc, #36]	; (5e28 <nrfx_clock_stop+0x30>)
    5e04:	4809      	ldr	r0, [pc, #36]	; (5e2c <nrfx_clock_stop+0x34>)
    5e06:	4a0a      	ldr	r2, [pc, #40]	; (5e30 <nrfx_clock_stop+0x38>)
    5e08:	f240 13ad 	movw	r3, #429	; 0x1ad
    5e0c:	f003 fa9c 	bl	9348 <assert_print>
    5e10:	4807      	ldr	r0, [pc, #28]	; (5e30 <nrfx_clock_stop+0x38>)
    5e12:	f240 11ad 	movw	r1, #429	; 0x1ad
    5e16:	f003 fa90 	bl	933a <assert_post_action>
    clock_stop(domain);
    5e1a:	4620      	mov	r0, r4
}
    5e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    clock_stop(domain);
    5e20:	f7ff beba 	b.w	5b98 <clock_stop>
    5e24:	20000c40 	.word	0x20000c40
    5e28:	0000b366 	.word	0x0000b366
    5e2c:	0000a246 	.word	0x0000a246
    5e30:	0000b2e7 	.word	0x0000b2e7

00005e34 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5e34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    5e38:	b510      	push	{r4, lr}
    5e3a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    5e3e:	b16a      	cbz	r2, 5e5c <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e40:	2200      	movs	r2, #0
    5e42:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    5e46:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    5e4a:	2201      	movs	r2, #1
    5e4c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    5e50:	4b11      	ldr	r3, [pc, #68]	; (5e98 <nrfx_power_clock_irq_handler+0x64>)
    5e52:	7958      	ldrb	r0, [r3, #5]
    5e54:	b910      	cbnz	r0, 5e5c <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    5e56:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    5e58:	681b      	ldr	r3, [r3, #0]
    5e5a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    5e5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5e60:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    5e64:	b172      	cbz	r2, 5e84 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e66:	2200      	movs	r2, #0
    5e68:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    5e6c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5e70:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5e74:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    5e78:	0792      	lsls	r2, r2, #30
    5e7a:	d104      	bne.n	5e86 <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5e7c:	2201      	movs	r2, #1
    5e7e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e82:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    5e84:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    5e86:	2202      	movs	r2, #2
    5e88:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5e8c:	4b02      	ldr	r3, [pc, #8]	; (5e98 <nrfx_power_clock_irq_handler+0x64>)
}
    5e8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    5e92:	681b      	ldr	r3, [r3, #0]
    5e94:	2001      	movs	r0, #1
    5e96:	4718      	bx	r3
    5e98:	20000c40 	.word	0x20000c40

00005e9c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5e9c:	4b03      	ldr	r3, [pc, #12]	; (5eac <pin_in_use_by_te+0x10>)
    5e9e:	3008      	adds	r0, #8
    5ea0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    5ea4:	f3c0 1040 	ubfx	r0, r0, #5, #1
    5ea8:	4770      	bx	lr
    5eaa:	bf00      	nop
    5eac:	2000005c 	.word	0x2000005c

00005eb0 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    5eb0:	4b04      	ldr	r3, [pc, #16]	; (5ec4 <pin_has_trigger+0x14>)
    5eb2:	3008      	adds	r0, #8
    5eb4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    5eb8:	f010 001c 	ands.w	r0, r0, #28
    5ebc:	bf18      	it	ne
    5ebe:	2001      	movne	r0, #1
    5ec0:	4770      	bx	lr
    5ec2:	bf00      	nop
    5ec4:	2000005c 	.word	0x2000005c

00005ec8 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    5ec8:	4b03      	ldr	r3, [pc, #12]	; (5ed8 <pin_is_output+0x10>)
    5eca:	3008      	adds	r0, #8
    5ecc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    5ed0:	f3c0 0040 	ubfx	r0, r0, #1, #1
    5ed4:	4770      	bx	lr
    5ed6:	bf00      	nop
    5ed8:	2000005c 	.word	0x2000005c

00005edc <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    5edc:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5ede:	f100 0308 	add.w	r3, r0, #8
    5ee2:	4c0c      	ldr	r4, [pc, #48]	; (5f14 <call_handler+0x38>)
    5ee4:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    5ee8:	05da      	lsls	r2, r3, #23
{
    5eea:	4605      	mov	r5, r0
    5eec:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5eee:	d507      	bpl.n	5f00 <call_handler+0x24>
    5ef0:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    5ef4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    5ef8:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    5efc:	6852      	ldr	r2, [r2, #4]
    5efe:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    5f00:	68a3      	ldr	r3, [r4, #8]
    5f02:	b12b      	cbz	r3, 5f10 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    5f04:	68e2      	ldr	r2, [r4, #12]
    5f06:	4631      	mov	r1, r6
    5f08:	4628      	mov	r0, r5
    }
}
    5f0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    5f0e:	4718      	bx	r3
}
    5f10:	bd70      	pop	{r4, r5, r6, pc}
    5f12:	bf00      	nop
    5f14:	2000005c 	.word	0x2000005c

00005f18 <nrf_gpio_pin_port_decode>:
{
    5f18:	b510      	push	{r4, lr}
    5f1a:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    5f1c:	6800      	ldr	r0, [r0, #0]
    5f1e:	f003 fcf4 	bl	990a <nrf_gpio_pin_present_check>
    5f22:	b958      	cbnz	r0, 5f3c <nrf_gpio_pin_port_decode+0x24>
    5f24:	4912      	ldr	r1, [pc, #72]	; (5f70 <nrf_gpio_pin_port_decode+0x58>)
    5f26:	4813      	ldr	r0, [pc, #76]	; (5f74 <nrf_gpio_pin_port_decode+0x5c>)
    5f28:	4a13      	ldr	r2, [pc, #76]	; (5f78 <nrf_gpio_pin_port_decode+0x60>)
    5f2a:	f240 2329 	movw	r3, #553	; 0x229
    5f2e:	f003 fa0b 	bl	9348 <assert_print>
    5f32:	4811      	ldr	r0, [pc, #68]	; (5f78 <nrf_gpio_pin_port_decode+0x60>)
    5f34:	f240 2129 	movw	r1, #553	; 0x229
    5f38:	f003 f9ff 	bl	933a <assert_post_action>
    uint32_t pin_number = *p_pin;
    5f3c:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    5f3e:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5f42:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    5f44:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5f46:	d102      	bne.n	5f4e <nrf_gpio_pin_port_decode+0x36>
{
    5f48:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    5f4c:	bd10      	pop	{r4, pc}
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5f4e:	2b01      	cmp	r3, #1
    5f50:	d00c      	beq.n	5f6c <nrf_gpio_pin_port_decode+0x54>
            NRFX_ASSERT(0);
    5f52:	4a09      	ldr	r2, [pc, #36]	; (5f78 <nrf_gpio_pin_port_decode+0x60>)
    5f54:	4909      	ldr	r1, [pc, #36]	; (5f7c <nrf_gpio_pin_port_decode+0x64>)
    5f56:	4807      	ldr	r0, [pc, #28]	; (5f74 <nrf_gpio_pin_port_decode+0x5c>)
    5f58:	f240 232e 	movw	r3, #558	; 0x22e
    5f5c:	f003 f9f4 	bl	9348 <assert_print>
    5f60:	4805      	ldr	r0, [pc, #20]	; (5f78 <nrf_gpio_pin_port_decode+0x60>)
    5f62:	f240 212e 	movw	r1, #558	; 0x22e
    5f66:	f003 f9e8 	bl	933a <assert_post_action>
    5f6a:	e7ed      	b.n	5f48 <nrf_gpio_pin_port_decode+0x30>
        case 1: return NRF_P1;
    5f6c:	4804      	ldr	r0, [pc, #16]	; (5f80 <nrf_gpio_pin_port_decode+0x68>)
    5f6e:	e7ed      	b.n	5f4c <nrf_gpio_pin_port_decode+0x34>
    5f70:	0000b244 	.word	0x0000b244
    5f74:	0000a246 	.word	0x0000a246
    5f78:	0000b211 	.word	0x0000b211
    5f7c:	0000a378 	.word	0x0000a378
    5f80:	50000300 	.word	0x50000300

00005f84 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5f84:	4a19      	ldr	r2, [pc, #100]	; (5fec <release_handler+0x68>)
    5f86:	3008      	adds	r0, #8
{
    5f88:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    5f8a:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    5f8e:	05d9      	lsls	r1, r3, #23
    5f90:	d51d      	bpl.n	5fce <release_handler+0x4a>
    5f92:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    5f96:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    5f9a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    5f9e:	f102 040e 	add.w	r4, r2, #14
    5fa2:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    5fa4:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    5fa8:	f413 7f80 	tst.w	r3, #256	; 0x100
    5fac:	d003      	beq.n	5fb6 <release_handler+0x32>
    5fae:	f3c3 2343 	ubfx	r3, r3, #9, #4
    5fb2:	4299      	cmp	r1, r3
    5fb4:	d00b      	beq.n	5fce <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    5fb6:	3001      	adds	r0, #1
    5fb8:	2830      	cmp	r0, #48	; 0x30
    5fba:	d1f3      	bne.n	5fa4 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    5fbc:	2300      	movs	r3, #0
    5fbe:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    5fc2:	480b      	ldr	r0, [pc, #44]	; (5ff0 <release_handler+0x6c>)
    5fc4:	f7ff fdc8 	bl	5b58 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    5fc8:	4b0a      	ldr	r3, [pc, #40]	; (5ff4 <release_handler+0x70>)
    5fca:	4298      	cmp	r0, r3
    5fcc:	d100      	bne.n	5fd0 <release_handler+0x4c>
}
    5fce:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    5fd0:	4909      	ldr	r1, [pc, #36]	; (5ff8 <release_handler+0x74>)
    5fd2:	480a      	ldr	r0, [pc, #40]	; (5ffc <release_handler+0x78>)
    5fd4:	4a0a      	ldr	r2, [pc, #40]	; (6000 <release_handler+0x7c>)
    5fd6:	f44f 7399 	mov.w	r3, #306	; 0x132
    5fda:	f003 f9b5 	bl	9348 <assert_print>
}
    5fde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    5fe2:	4807      	ldr	r0, [pc, #28]	; (6000 <release_handler+0x7c>)
    5fe4:	f44f 7199 	mov.w	r1, #306	; 0x132
    5fe8:	f003 b9a7 	b.w	933a <assert_post_action>
    5fec:	2000005c 	.word	0x2000005c
    5ff0:	200000d0 	.word	0x200000d0
    5ff4:	0bad0000 	.word	0x0bad0000
    5ff8:	0000b3e8 	.word	0x0000b3e8
    5ffc:	0000a246 	.word	0x0000a246
    6000:	0000b384 	.word	0x0000b384

00006004 <pin_handler_trigger_uninit>:
{
    6004:	b538      	push	{r3, r4, r5, lr}
    6006:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    6008:	f7ff ff48 	bl	5e9c <pin_in_use_by_te>
    600c:	4c09      	ldr	r4, [pc, #36]	; (6034 <pin_handler_trigger_uninit+0x30>)
    600e:	f102 0508 	add.w	r5, r2, #8
    6012:	b140      	cbz	r0, 6026 <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    6014:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    6018:	4907      	ldr	r1, [pc, #28]	; (6038 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    601a:	0b5b      	lsrs	r3, r3, #13
    601c:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    6020:	2000      	movs	r0, #0
    6022:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    6026:	4610      	mov	r0, r2
    6028:	f7ff ffac 	bl	5f84 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    602c:	2300      	movs	r3, #0
    602e:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    6032:	bd38      	pop	{r3, r4, r5, pc}
    6034:	2000005c 	.word	0x2000005c
    6038:	40006000 	.word	0x40006000

0000603c <nrfx_gpiote_input_configure>:
{
    603c:	b5f0      	push	{r4, r5, r6, r7, lr}
    603e:	4604      	mov	r4, r0
    6040:	b085      	sub	sp, #20
    6042:	4617      	mov	r7, r2
    6044:	461d      	mov	r5, r3
    if (p_input_config)
    6046:	b1d9      	cbz	r1, 6080 <nrfx_gpiote_input_configure+0x44>
        if (pin_is_task_output(pin))
    6048:	f003 fc70 	bl	992c <pin_is_task_output>
    604c:	bb00      	cbnz	r0, 6090 <nrfx_gpiote_input_configure+0x54>
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    604e:	460b      	mov	r3, r1
    6050:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    6054:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    6058:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    605c:	f10d 020f 	add.w	r2, sp, #15
    6060:	f10d 010e 	add.w	r1, sp, #14
    6064:	4620      	mov	r0, r4
    6066:	f003 fc6c 	bl	9942 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    606a:	4a43      	ldr	r2, [pc, #268]	; (6178 <nrfx_gpiote_input_configure+0x13c>)
    606c:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    6070:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    6074:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    6078:	f043 0301 	orr.w	r3, r3, #1
    607c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    6080:	b347      	cbz	r7, 60d4 <nrfx_gpiote_input_configure+0x98>
        if (pin_is_output(pin))
    6082:	4620      	mov	r0, r4
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    6084:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    6086:	687a      	ldr	r2, [r7, #4]
        if (pin_is_output(pin))
    6088:	f7ff ff1e 	bl	5ec8 <pin_is_output>
    608c:	b110      	cbz	r0, 6094 <nrfx_gpiote_input_configure+0x58>
            if (use_evt)
    608e:	b1b2      	cbz	r2, 60be <nrfx_gpiote_input_configure+0x82>
            return NRFX_ERROR_INVALID_PARAM;
    6090:	483a      	ldr	r0, [pc, #232]	; (617c <nrfx_gpiote_input_configure+0x140>)
    6092:	e021      	b.n	60d8 <nrfx_gpiote_input_configure+0x9c>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    6094:	4f38      	ldr	r7, [pc, #224]	; (6178 <nrfx_gpiote_input_configure+0x13c>)
    6096:	f104 0c08 	add.w	ip, r4, #8
    609a:	f837 101c 	ldrh.w	r1, [r7, ip, lsl #1]
    609e:	f021 0120 	bic.w	r1, r1, #32
    60a2:	04c9      	lsls	r1, r1, #19
    60a4:	0cc9      	lsrs	r1, r1, #19
    60a6:	f827 101c 	strh.w	r1, [r7, ip, lsl #1]
            if (use_evt)
    60aa:	b142      	cbz	r2, 60be <nrfx_gpiote_input_configure+0x82>
                if (!edge)
    60ac:	2e03      	cmp	r6, #3
    60ae:	d8ef      	bhi.n	6090 <nrfx_gpiote_input_configure+0x54>
                uint8_t ch = *p_trigger_config->p_in_channel;
    60b0:	7813      	ldrb	r3, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    60b2:	b99e      	cbnz	r6, 60dc <nrfx_gpiote_input_configure+0xa0>
    60b4:	4a32      	ldr	r2, [pc, #200]	; (6180 <nrfx_gpiote_input_configure+0x144>)
    60b6:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    60ba:	f842 6023 	str.w	r6, [r2, r3, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    60be:	4a2e      	ldr	r2, [pc, #184]	; (6178 <nrfx_gpiote_input_configure+0x13c>)
    60c0:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    60c4:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    60c8:	f023 031c 	bic.w	r3, r3, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    60cc:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
    60d0:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    60d4:	bb3d      	cbnz	r5, 6126 <nrfx_gpiote_input_configure+0xea>
        err = NRFX_SUCCESS;
    60d6:	482b      	ldr	r0, [pc, #172]	; (6184 <nrfx_gpiote_input_configure+0x148>)
}
    60d8:	b005      	add	sp, #20
    60da:	bdf0      	pop	{r4, r5, r6, r7, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    60dc:	009a      	lsls	r2, r3, #2
    60de:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    60e2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    60e6:	ea41 3143 	orr.w	r1, r1, r3, lsl #13
    60ea:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    60ee:	f020 0003 	bic.w	r0, r0, #3
    60f2:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    60f6:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    60fa:	f420 304f 	bic.w	r0, r0, #211968	; 0x33c00
    60fe:	f420 7040 	bic.w	r0, r0, #768	; 0x300
    6102:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6106:	0220      	lsls	r0, r4, #8
    6108:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    610c:	f400 507c 	and.w	r0, r0, #16128	; 0x3f00
    6110:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
    6114:	ea40 000e 	orr.w	r0, r0, lr
    6118:	f041 0120 	orr.w	r1, r1, #32
    611c:	f827 101c 	strh.w	r1, [r7, ip, lsl #1]
    6120:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
    6124:	e7cb      	b.n	60be <nrfx_gpiote_input_configure+0x82>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    6126:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    612a:	4620      	mov	r0, r4
    612c:	f7ff ff2a 	bl	5f84 <release_handler>
    if (!handler)
    6130:	2e00      	cmp	r6, #0
    6132:	d0d0      	beq.n	60d6 <nrfx_gpiote_input_configure+0x9a>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    6134:	4d10      	ldr	r5, [pc, #64]	; (6178 <nrfx_gpiote_input_configure+0x13c>)
    6136:	e9d5 2300 	ldrd	r2, r3, [r5]
    613a:	4296      	cmp	r6, r2
    613c:	d101      	bne.n	6142 <nrfx_gpiote_input_configure+0x106>
    613e:	429f      	cmp	r7, r3
    6140:	d018      	beq.n	6174 <nrfx_gpiote_input_configure+0x138>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    6142:	4811      	ldr	r0, [pc, #68]	; (6188 <nrfx_gpiote_input_configure+0x14c>)
    6144:	f10d 010f 	add.w	r1, sp, #15
    6148:	f7ff fce6 	bl	5b18 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    614c:	4b0d      	ldr	r3, [pc, #52]	; (6184 <nrfx_gpiote_input_configure+0x148>)
    614e:	4298      	cmp	r0, r3
    6150:	d1c2      	bne.n	60d8 <nrfx_gpiote_input_configure+0x9c>
        handler_id = (int32_t)id;
    6152:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    6156:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    615a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    615e:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    6160:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    6162:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    6166:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    616a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    616e:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    return NRFX_SUCCESS;
    6172:	e7b0      	b.n	60d6 <nrfx_gpiote_input_configure+0x9a>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    6174:	2200      	movs	r2, #0
    6176:	e7ee      	b.n	6156 <nrfx_gpiote_input_configure+0x11a>
    6178:	2000005c 	.word	0x2000005c
    617c:	0bad0004 	.word	0x0bad0004
    6180:	40006000 	.word	0x40006000
    6184:	0bad0000 	.word	0x0bad0000
    6188:	200000d0 	.word	0x200000d0

0000618c <nrfx_gpiote_output_configure>:
{
    618c:	b5f0      	push	{r4, r5, r6, r7, lr}
    618e:	4604      	mov	r4, r0
    6190:	b085      	sub	sp, #20
    6192:	4615      	mov	r5, r2
    if (p_config)
    6194:	b321      	cbz	r1, 61e0 <nrfx_gpiote_output_configure+0x54>
    return !pin_is_output(pin);
    6196:	f7ff fe97 	bl	5ec8 <pin_is_output>
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    619a:	b920      	cbnz	r0, 61a6 <nrfx_gpiote_output_configure+0x1a>
    619c:	4620      	mov	r0, r4
    619e:	f7ff fe7d 	bl	5e9c <pin_in_use_by_te>
    61a2:	2800      	cmp	r0, #0
    61a4:	d15e      	bne.n	6264 <nrfx_gpiote_output_configure+0xd8>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    61a6:	4620      	mov	r0, r4
    61a8:	f7ff fe82 	bl	5eb0 <pin_has_trigger>
    61ac:	b110      	cbz	r0, 61b4 <nrfx_gpiote_output_configure+0x28>
    61ae:	784b      	ldrb	r3, [r1, #1]
    61b0:	2b01      	cmp	r3, #1
    61b2:	d057      	beq.n	6264 <nrfx_gpiote_output_configure+0xd8>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    61b4:	2301      	movs	r3, #1
    61b6:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    61ba:	2300      	movs	r3, #0
    61bc:	e9cd 1300 	strd	r1, r3, [sp]
    61c0:	1c4a      	adds	r2, r1, #1
    61c2:	1c8b      	adds	r3, r1, #2
    61c4:	4620      	mov	r0, r4
    61c6:	f10d 010f 	add.w	r1, sp, #15
    61ca:	f003 fbba 	bl	9942 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    61ce:	4a26      	ldr	r2, [pc, #152]	; (6268 <nrfx_gpiote_output_configure+0xdc>)
    61d0:	f104 0108 	add.w	r1, r4, #8
    61d4:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    61d8:	f043 0303 	orr.w	r3, r3, #3
    61dc:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    61e0:	b915      	cbnz	r5, 61e8 <nrfx_gpiote_output_configure+0x5c>
    return NRFX_SUCCESS;
    61e2:	4822      	ldr	r0, [pc, #136]	; (626c <nrfx_gpiote_output_configure+0xe0>)
}
    61e4:	b005      	add	sp, #20
    61e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return !pin_is_output(pin);
    61e8:	4620      	mov	r0, r4
    61ea:	f7ff fe6d 	bl	5ec8 <pin_is_output>
        if (pin_is_input(pin))
    61ee:	b3c8      	cbz	r0, 6264 <nrfx_gpiote_output_configure+0xd8>
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    61f0:	4e1d      	ldr	r6, [pc, #116]	; (6268 <nrfx_gpiote_output_configure+0xdc>)
        uint32_t ch = p_task_config->task_ch;
    61f2:	f895 c000 	ldrb.w	ip, [r5]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    61f6:	f104 0708 	add.w	r7, r4, #8
    61fa:	4661      	mov	r1, ip
    61fc:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
    6200:	0089      	lsls	r1, r1, #2
    6202:	f020 0020 	bic.w	r0, r0, #32
    6206:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    620a:	04c0      	lsls	r0, r0, #19
    620c:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    6210:	0cc0      	lsrs	r0, r0, #19
    6212:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    p_reg->CONFIG[idx] = 0;
    6216:	2300      	movs	r3, #0
    6218:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    621c:	786a      	ldrb	r2, [r5, #1]
    621e:	2a00      	cmp	r2, #0
    6220:	d0df      	beq.n	61e2 <nrfx_gpiote_output_configure+0x56>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    6222:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
    6226:	78ad      	ldrb	r5, [r5, #2]
    6228:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    622c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    6230:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6234:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    6238:	0223      	lsls	r3, r4, #8
    623a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    623e:	0412      	lsls	r2, r2, #16
    6240:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6244:	ea43 030e 	orr.w	r3, r3, lr
    6248:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    624a:	052a      	lsls	r2, r5, #20
    624c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    6250:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    6254:	4313      	orrs	r3, r2
    6256:	f040 0020 	orr.w	r0, r0, #32
    625a:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    625e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    6262:	e7be      	b.n	61e2 <nrfx_gpiote_output_configure+0x56>
{
    6264:	4802      	ldr	r0, [pc, #8]	; (6270 <nrfx_gpiote_output_configure+0xe4>)
    6266:	e7bd      	b.n	61e4 <nrfx_gpiote_output_configure+0x58>
    6268:	2000005c 	.word	0x2000005c
    626c:	0bad0000 	.word	0x0bad0000
    6270:	0bad0004 	.word	0x0bad0004

00006274 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    6274:	4b01      	ldr	r3, [pc, #4]	; (627c <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    6276:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    627a:	4770      	bx	lr
    627c:	2000005c 	.word	0x2000005c

00006280 <nrfx_gpiote_channel_get>:
{
    6280:	b538      	push	{r3, r4, r5, lr}
    6282:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    6284:	460d      	mov	r5, r1
    6286:	b959      	cbnz	r1, 62a0 <nrfx_gpiote_channel_get+0x20>
    6288:	490c      	ldr	r1, [pc, #48]	; (62bc <nrfx_gpiote_channel_get+0x3c>)
    628a:	480d      	ldr	r0, [pc, #52]	; (62c0 <nrfx_gpiote_channel_get+0x40>)
    628c:	4a0d      	ldr	r2, [pc, #52]	; (62c4 <nrfx_gpiote_channel_get+0x44>)
    628e:	f240 2335 	movw	r3, #565	; 0x235
    6292:	f003 f859 	bl	9348 <assert_print>
    6296:	480b      	ldr	r0, [pc, #44]	; (62c4 <nrfx_gpiote_channel_get+0x44>)
    6298:	f240 2135 	movw	r1, #565	; 0x235
    629c:	f003 f84d 	bl	933a <assert_post_action>
    if (pin_in_use_by_te(pin))
    62a0:	4620      	mov	r0, r4
    62a2:	f7ff fdfb 	bl	5e9c <pin_in_use_by_te>
    62a6:	b138      	cbz	r0, 62b8 <nrfx_gpiote_channel_get+0x38>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    62a8:	4b07      	ldr	r3, [pc, #28]	; (62c8 <nrfx_gpiote_channel_get+0x48>)
        return NRFX_SUCCESS;
    62aa:	4808      	ldr	r0, [pc, #32]	; (62cc <nrfx_gpiote_channel_get+0x4c>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    62ac:	3408      	adds	r4, #8
    62ae:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    62b2:	0b5b      	lsrs	r3, r3, #13
    62b4:	702b      	strb	r3, [r5, #0]
}
    62b6:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    62b8:	4805      	ldr	r0, [pc, #20]	; (62d0 <nrfx_gpiote_channel_get+0x50>)
    62ba:	e7fc      	b.n	62b6 <nrfx_gpiote_channel_get+0x36>
    62bc:	0000b3fc 	.word	0x0000b3fc
    62c0:	0000a246 	.word	0x0000a246
    62c4:	0000b384 	.word	0x0000b384
    62c8:	2000005c 	.word	0x2000005c
    62cc:	0bad0000 	.word	0x0bad0000
    62d0:	0bad0004 	.word	0x0bad0004

000062d4 <nrfx_gpiote_init>:
{
    62d4:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    62d6:	4c0f      	ldr	r4, [pc, #60]	; (6314 <nrfx_gpiote_init+0x40>)
    62d8:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    62dc:	b9bd      	cbnz	r5, 630e <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    62de:	2260      	movs	r2, #96	; 0x60
    62e0:	4629      	mov	r1, r5
    62e2:	f104 0010 	add.w	r0, r4, #16
    62e6:	f003 fc38 	bl	9b5a <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    62ea:	2006      	movs	r0, #6
    62ec:	f7fd fbee 	bl	3acc <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    62f0:	4b09      	ldr	r3, [pc, #36]	; (6318 <nrfx_gpiote_init+0x44>)
    return err_code;
    62f2:	480a      	ldr	r0, [pc, #40]	; (631c <nrfx_gpiote_init+0x48>)
    62f4:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    62f8:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    62fc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    6300:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    6304:	2301      	movs	r3, #1
    6306:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    630a:	6763      	str	r3, [r4, #116]	; 0x74
}
    630c:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    630e:	4804      	ldr	r0, [pc, #16]	; (6320 <nrfx_gpiote_init+0x4c>)
    6310:	e7fc      	b.n	630c <nrfx_gpiote_init+0x38>
    6312:	bf00      	nop
    6314:	2000005c 	.word	0x2000005c
    6318:	40006000 	.word	0x40006000
    631c:	0bad0000 	.word	0x0bad0000
    6320:	0bad0005 	.word	0x0bad0005

00006324 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    6324:	4b03      	ldr	r3, [pc, #12]	; (6334 <nrfx_gpiote_is_init+0x10>)
    6326:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    632a:	3800      	subs	r0, #0
    632c:	bf18      	it	ne
    632e:	2001      	movne	r0, #1
    6330:	4770      	bx	lr
    6332:	bf00      	nop
    6334:	2000005c 	.word	0x2000005c

00006338 <nrfx_gpiote_channel_free>:
{
    6338:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    633a:	4801      	ldr	r0, [pc, #4]	; (6340 <nrfx_gpiote_channel_free+0x8>)
    633c:	f7ff bc0c 	b.w	5b58 <nrfx_flag32_free>
    6340:	200000cc 	.word	0x200000cc

00006344 <nrfx_gpiote_channel_alloc>:
{
    6344:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    6346:	4801      	ldr	r0, [pc, #4]	; (634c <nrfx_gpiote_channel_alloc+0x8>)
    6348:	f7ff bbe6 	b.w	5b18 <nrfx_flag32_alloc>
    634c:	200000cc 	.word	0x200000cc

00006350 <nrfx_gpiote_trigger_enable>:
{
    6350:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6352:	4604      	mov	r4, r0
    6354:	460d      	mov	r5, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    6356:	f7ff fdab 	bl	5eb0 <pin_has_trigger>
    635a:	b958      	cbnz	r0, 6374 <nrfx_gpiote_trigger_enable+0x24>
    635c:	492e      	ldr	r1, [pc, #184]	; (6418 <nrfx_gpiote_trigger_enable+0xc8>)
    635e:	482f      	ldr	r0, [pc, #188]	; (641c <nrfx_gpiote_trigger_enable+0xcc>)
    6360:	4a2f      	ldr	r2, [pc, #188]	; (6420 <nrfx_gpiote_trigger_enable+0xd0>)
    6362:	f240 33df 	movw	r3, #991	; 0x3df
    6366:	f002 ffef 	bl	9348 <assert_print>
    636a:	482d      	ldr	r0, [pc, #180]	; (6420 <nrfx_gpiote_trigger_enable+0xd0>)
    636c:	f240 31df 	movw	r1, #991	; 0x3df
    6370:	f002 ffe3 	bl	933a <assert_post_action>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    6374:	4620      	mov	r0, r4
    6376:	f7ff fd91 	bl	5e9c <pin_in_use_by_te>
    637a:	4e2a      	ldr	r6, [pc, #168]	; (6424 <nrfx_gpiote_trigger_enable+0xd4>)
    637c:	f104 0708 	add.w	r7, r4, #8
    6380:	b1f8      	cbz	r0, 63c2 <nrfx_gpiote_trigger_enable+0x72>
    return !pin_is_output(pin);
    6382:	4620      	mov	r0, r4
    6384:	f7ff fda0 	bl	5ec8 <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    6388:	b9d8      	cbnz	r0, 63c2 <nrfx_gpiote_trigger_enable+0x72>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    638a:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
    638e:	0b52      	lsrs	r2, r2, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    6390:	0093      	lsls	r3, r2, #2
    return ((uint32_t)p_reg + event);
    6392:	f103 4180 	add.w	r1, r3, #1073741824	; 0x40000000
    6396:	f501 41c2 	add.w	r1, r1, #24832	; 0x6100
    639a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    639e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    63a2:	6008      	str	r0, [r1, #0]
    63a4:	6809      	ldr	r1, [r1, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    63a6:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
    63aa:	f041 0101 	orr.w	r1, r1, #1
    63ae:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
        if (int_enable)
    63b2:	b125      	cbz	r5, 63be <nrfx_gpiote_trigger_enable+0x6e>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    63b4:	2301      	movs	r3, #1
    63b6:	4093      	lsls	r3, r2
    p_reg->INTENSET = mask;
    63b8:	4a1b      	ldr	r2, [pc, #108]	; (6428 <nrfx_gpiote_trigger_enable+0xd8>)
    63ba:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    63be:	b003      	add	sp, #12
    63c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    63c2:	b95d      	cbnz	r5, 63dc <nrfx_gpiote_trigger_enable+0x8c>
    63c4:	4919      	ldr	r1, [pc, #100]	; (642c <nrfx_gpiote_trigger_enable+0xdc>)
    63c6:	4815      	ldr	r0, [pc, #84]	; (641c <nrfx_gpiote_trigger_enable+0xcc>)
    63c8:	4a15      	ldr	r2, [pc, #84]	; (6420 <nrfx_gpiote_trigger_enable+0xd0>)
    63ca:	f240 33ee 	movw	r3, #1006	; 0x3ee
    63ce:	f002 ffbb 	bl	9348 <assert_print>
    63d2:	4813      	ldr	r0, [pc, #76]	; (6420 <nrfx_gpiote_trigger_enable+0xd0>)
    63d4:	f240 31ee 	movw	r1, #1006	; 0x3ee
    63d8:	f002 ffaf 	bl	933a <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    63dc:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    63e0:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    63e4:	2b04      	cmp	r3, #4
    63e6:	d012      	beq.n	640e <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    63e8:	2b05      	cmp	r3, #5
    63ea:	d012      	beq.n	6412 <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    63ec:	a801      	add	r0, sp, #4
    63ee:	9401      	str	r4, [sp, #4]
    63f0:	f7ff fd92 	bl	5f18 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    63f4:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    63f6:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    63fa:	40d9      	lsrs	r1, r3
    63fc:	f001 0101 	and.w	r1, r1, #1
    6400:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    6402:	4620      	mov	r0, r4
}
    6404:	b003      	add	sp, #12
    6406:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    640a:	f003 bae7 	b.w	99dc <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    640e:	2103      	movs	r1, #3
    6410:	e7f7      	b.n	6402 <nrfx_gpiote_trigger_enable+0xb2>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    6412:	2102      	movs	r1, #2
    6414:	e7f5      	b.n	6402 <nrfx_gpiote_trigger_enable+0xb2>
    6416:	bf00      	nop
    6418:	0000b406 	.word	0x0000b406
    641c:	0000a246 	.word	0x0000a246
    6420:	0000b384 	.word	0x0000b384
    6424:	2000005c 	.word	0x2000005c
    6428:	40006000 	.word	0x40006000
    642c:	0000b41b 	.word	0x0000b41b

00006430 <nrfx_gpiote_trigger_disable>:
{
    6430:	b508      	push	{r3, lr}
    6432:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    6434:	f7ff fd32 	bl	5e9c <pin_in_use_by_te>
    6438:	b1c8      	cbz	r0, 646e <nrfx_gpiote_trigger_disable+0x3e>
    return !pin_is_output(pin);
    643a:	4610      	mov	r0, r2
    643c:	f7ff fd44 	bl	5ec8 <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    6440:	b9a8      	cbnz	r0, 646e <nrfx_gpiote_trigger_disable+0x3e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    6442:	3208      	adds	r2, #8
    6444:	4b0d      	ldr	r3, [pc, #52]	; (647c <nrfx_gpiote_trigger_disable+0x4c>)
    p_reg->INTENCLR = mask;
    6446:	490e      	ldr	r1, [pc, #56]	; (6480 <nrfx_gpiote_trigger_disable+0x50>)
    6448:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    644c:	2201      	movs	r2, #1
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    644e:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    6450:	409a      	lsls	r2, r3
    6452:	009b      	lsls	r3, r3, #2
    6454:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    6458:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    645c:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    6460:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    6464:	f022 0203 	bic.w	r2, r2, #3
    6468:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    646c:	bd08      	pop	{r3, pc}
    646e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    6472:	2100      	movs	r1, #0
    6474:	4610      	mov	r0, r2
    6476:	f003 bab1 	b.w	99dc <nrf_gpio_cfg_sense_set>
    647a:	bf00      	nop
    647c:	2000005c 	.word	0x2000005c
    6480:	40006000 	.word	0x40006000

00006484 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    6484:	4b0e      	ldr	r3, [pc, #56]	; (64c0 <nrfx_gpiote_pin_uninit+0x3c>)
    6486:	f100 0208 	add.w	r2, r0, #8
{
    648a:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    648c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    6490:	07db      	lsls	r3, r3, #31
{
    6492:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    6494:	d511      	bpl.n	64ba <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    6496:	f7ff ffcb 	bl	6430 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    649a:	4620      	mov	r0, r4
    649c:	f7ff fdb2 	bl	6004 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    64a0:	a801      	add	r0, sp, #4
    64a2:	9401      	str	r4, [sp, #4]
    64a4:	f7ff fd38 	bl	5f18 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    64a8:	9b01      	ldr	r3, [sp, #4]
    64aa:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    64ae:	2202      	movs	r2, #2
    64b0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    64b4:	4803      	ldr	r0, [pc, #12]	; (64c4 <nrfx_gpiote_pin_uninit+0x40>)
}
    64b6:	b002      	add	sp, #8
    64b8:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    64ba:	4803      	ldr	r0, [pc, #12]	; (64c8 <nrfx_gpiote_pin_uninit+0x44>)
    64bc:	e7fb      	b.n	64b6 <nrfx_gpiote_pin_uninit+0x32>
    64be:	bf00      	nop
    64c0:	2000005c 	.word	0x2000005c
    64c4:	0bad0000 	.word	0x0bad0000
    64c8:	0bad0004 	.word	0x0bad0004

000064cc <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    64cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    64d0:	4b69      	ldr	r3, [pc, #420]	; (6678 <nrfx_gpiote_irq_handler+0x1ac>)
    return p_reg->INTENSET & mask;
    64d2:	486a      	ldr	r0, [pc, #424]	; (667c <nrfx_gpiote_irq_handler+0x1b0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    64d4:	496a      	ldr	r1, [pc, #424]	; (6680 <nrfx_gpiote_irq_handler+0x1b4>)
    uint32_t status = 0;
    64d6:	2600      	movs	r6, #0
{
    64d8:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    64da:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    64dc:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    64de:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    64e0:	b135      	cbz	r5, 64f0 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    64e2:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    64e6:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    64e8:	bf1e      	ittt	ne
    64ea:	601c      	strne	r4, [r3, #0]
    64ec:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    64ee:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    64f0:	3304      	adds	r3, #4
    64f2:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    64f4:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    64f8:	d1f1      	bne.n	64de <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    64fa:	f8df 9180 	ldr.w	r9, [pc, #384]	; 667c <nrfx_gpiote_irq_handler+0x1b0>
    64fe:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    6502:	2b00      	cmp	r3, #0
    6504:	f000 809b 	beq.w	663e <nrfx_gpiote_irq_handler+0x172>
        *p_masks = gpio_regs[i]->LATCH;
    6508:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    650c:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    6510:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    6512:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    6516:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    651a:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    651c:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    6520:	f04f 0800 	mov.w	r8, #0
            while (latch[i])
    6524:	f10d 0a10 	add.w	sl, sp, #16
    6528:	ea4f 1348 	mov.w	r3, r8, lsl #5
    652c:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    652e:	f04f 0b01 	mov.w	fp, #1
    6532:	e04b      	b.n	65cc <nrfx_gpiote_irq_handler+0x100>
                pin += 32 * i;
    6534:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    6536:	4a53      	ldr	r2, [pc, #332]	; (6684 <nrfx_gpiote_irq_handler+0x1b8>)
                uint32_t pin = NRF_CTZ(latch[i]);
    6538:	fa94 f4a4 	rbit	r4, r4
    653c:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    6540:	441c      	add	r4, r3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    6542:	08e0      	lsrs	r0, r4, #3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    6544:	f104 0308 	add.w	r3, r4, #8
    bit = BITMASK_RELBIT_GET(bit);
    6548:	f004 0107 	and.w	r1, r4, #7
    654c:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
    p_mask8[byte_idx] &= ~(1 << bit);
    6550:	f81a 3000 	ldrb.w	r3, [sl, r0]
    6554:	9403      	str	r4, [sp, #12]
    6556:	fa0b f101 	lsl.w	r1, fp, r1
    655a:	ea23 0301 	bic.w	r3, r3, r1
    655e:	08ba      	lsrs	r2, r7, #2
    6560:	f80a 3000 	strb.w	r3, [sl, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6564:	a803      	add	r0, sp, #12
    6566:	9201      	str	r2, [sp, #4]
    6568:	f7ff fcd6 	bl	5f18 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    656c:	9b03      	ldr	r3, [sp, #12]
    if (is_level(trigger))
    656e:	9a01      	ldr	r2, [sp, #4]
    6570:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    6574:	f3c7 0582 	ubfx	r5, r7, #2, #3
    6578:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    if (is_level(trigger))
    657c:	0752      	lsls	r2, r2, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    657e:	462f      	mov	r7, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    6580:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
    6584:	d52c      	bpl.n	65e0 <nrfx_gpiote_irq_handler+0x114>
        call_handler(pin, trigger);
    6586:	4639      	mov	r1, r7
    6588:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    658a:	b2dd      	uxtb	r5, r3
    658c:	f7ff fca6 	bl	5edc <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6590:	a803      	add	r0, sp, #12
    6592:	9403      	str	r4, [sp, #12]
    6594:	f7ff fcc0 	bl	5f18 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    6598:	9b03      	ldr	r3, [sp, #12]
    659a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    659e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    65a2:	f3c3 4301 	ubfx	r3, r3, #16, #2
    65a6:	429d      	cmp	r5, r3
    65a8:	d107      	bne.n	65ba <nrfx_gpiote_irq_handler+0xee>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    65aa:	2100      	movs	r1, #0
    65ac:	4620      	mov	r0, r4
    65ae:	f003 fa15 	bl	99dc <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    65b2:	4629      	mov	r1, r5
    65b4:	4620      	mov	r0, r4
    65b6:	f003 fa11 	bl	99dc <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    65ba:	a803      	add	r0, sp, #12
    65bc:	9403      	str	r4, [sp, #12]
    65be:	f7ff fcab 	bl	5f18 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    65c2:	9b03      	ldr	r3, [sp, #12]
    65c4:	fa0b f303 	lsl.w	r3, fp, r3
    65c8:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    65cc:	f85a 4028 	ldr.w	r4, [sl, r8, lsl #2]
    65d0:	2c00      	cmp	r4, #0
    65d2:	d1af      	bne.n	6534 <nrfx_gpiote_irq_handler+0x68>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    65d4:	f1b8 0f00 	cmp.w	r8, #0
    65d8:	d11d      	bne.n	6616 <nrfx_gpiote_irq_handler+0x14a>
    65da:	f04f 0801 	mov.w	r8, #1
    65de:	e7a3      	b.n	6528 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    65e0:	2b02      	cmp	r3, #2
    65e2:	d10c      	bne.n	65fe <nrfx_gpiote_irq_handler+0x132>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    65e4:	2103      	movs	r1, #3
    65e6:	4620      	mov	r0, r4
    65e8:	f003 f9f8 	bl	99dc <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    65ec:	f005 0305 	and.w	r3, r5, #5
    65f0:	2b01      	cmp	r3, #1
    65f2:	d1e2      	bne.n	65ba <nrfx_gpiote_irq_handler+0xee>
            call_handler(pin, trigger);
    65f4:	4639      	mov	r1, r7
    65f6:	4620      	mov	r0, r4
    65f8:	f7ff fc70 	bl	5edc <call_handler>
    65fc:	e7dd      	b.n	65ba <nrfx_gpiote_irq_handler+0xee>
        nrf_gpio_cfg_sense_set(pin, next_sense);
    65fe:	2102      	movs	r1, #2
    6600:	4620      	mov	r0, r4
    6602:	9301      	str	r3, [sp, #4]
    6604:	f003 f9ea 	bl	99dc <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    6608:	2d03      	cmp	r5, #3
    660a:	d0f3      	beq.n	65f4 <nrfx_gpiote_irq_handler+0x128>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    660c:	9b01      	ldr	r3, [sp, #4]
    660e:	2b03      	cmp	r3, #3
    6610:	d1d3      	bne.n	65ba <nrfx_gpiote_irq_handler+0xee>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    6612:	2d02      	cmp	r5, #2
    6614:	e7ed      	b.n	65f2 <nrfx_gpiote_irq_handler+0x126>
        *p_masks = gpio_regs[i]->LATCH;
    6616:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    661a:	f8c9 417c 	str.w	r4, [r9, #380]	; 0x17c
    661e:	f8d9 317c 	ldr.w	r3, [r9, #380]	; 0x17c
    6622:	4919      	ldr	r1, [pc, #100]	; (6688 <nrfx_gpiote_irq_handler+0x1bc>)
    6624:	f8d2 3520 	ldr.w	r3, [r2, #1312]	; 0x520
    6628:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    662a:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    662e:	f8d1 2520 	ldr.w	r2, [r1, #1312]	; 0x520
    6632:	9205      	str	r2, [sp, #20]
        if (latch[port_idx])
    6634:	4313      	orrs	r3, r2
        gpio_regs[i]->LATCH = *p_masks;
    6636:	f8c1 2520 	str.w	r2, [r1, #1312]	; 0x520
    663a:	f47f af71 	bne.w	6520 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    663e:	2401      	movs	r4, #1
    while (mask)
    6640:	b916      	cbnz	r6, 6648 <nrfx_gpiote_irq_handler+0x17c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    6642:	b007      	add	sp, #28
    6644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    6648:	fa96 f3a6 	rbit	r3, r6
    664c:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    6650:	fa04 f203 	lsl.w	r2, r4, r3
    6654:	009b      	lsls	r3, r3, #2
    6656:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    665a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    665e:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    6662:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    6666:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    666a:	f3c0 2005 	ubfx	r0, r0, #8, #6
    666e:	f3c1 4101 	ubfx	r1, r1, #16, #2
    6672:	f7ff fc33 	bl	5edc <call_handler>
    6676:	e7e3      	b.n	6640 <nrfx_gpiote_irq_handler+0x174>
    6678:	40006100 	.word	0x40006100
    667c:	40006000 	.word	0x40006000
    6680:	40006120 	.word	0x40006120
    6684:	2000005c 	.word	0x2000005c
    6688:	50000300 	.word	0x50000300

0000668c <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    668c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    668e:	4801      	ldr	r0, [pc, #4]	; (6694 <nrfx_ppi_channel_alloc+0x8>)
    6690:	f7ff ba42 	b.w	5b18 <nrfx_flag32_alloc>
    6694:	200000d8 	.word	0x200000d8

00006698 <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    6698:	4b11      	ldr	r3, [pc, #68]	; (66e0 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    669a:	4912      	ldr	r1, [pc, #72]	; (66e4 <_DoInit+0x4c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    669c:	2203      	movs	r2, #3
    669e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    66a0:	615a      	str	r2, [r3, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    66a2:	4a11      	ldr	r2, [pc, #68]	; (66e8 <_DoInit+0x50>)
  p->aUp[0].sName         = "Terminal";
    66a4:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    66a6:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    66a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
    66ac:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
    66ae:	2200      	movs	r2, #0
    66b0:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    66b2:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    66b4:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    66b6:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    66b8:	490c      	ldr	r1, [pc, #48]	; (66ec <_DoInit+0x54>)
    66ba:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    66bc:	2110      	movs	r1, #16
    66be:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    66c0:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    66c2:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    66c4:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    66c6:	4a0a      	ldr	r2, [pc, #40]	; (66f0 <_DoInit+0x58>)
    66c8:	6812      	ldr	r2, [r2, #0]
    66ca:	f8c3 2007 	str.w	r2, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    66ce:	4a09      	ldr	r2, [pc, #36]	; (66f4 <_DoInit+0x5c>)
    66d0:	6810      	ldr	r0, [r2, #0]
    66d2:	8892      	ldrh	r2, [r2, #4]
    66d4:	809a      	strh	r2, [r3, #4]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    66d6:	2220      	movs	r2, #32
  STRCPY((char*)&p->acID[0], "SEGGER");
    66d8:	6018      	str	r0, [r3, #0]
  p->acID[6] = ' ';
    66da:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    66dc:	4770      	bx	lr
    66de:	bf00      	nop
    66e0:	20000c48 	.word	0x20000c48
    66e4:	0000b426 	.word	0x0000b426
    66e8:	20000f28 	.word	0x20000f28
    66ec:	20000f18 	.word	0x20000f18
    66f0:	0000b42f 	.word	0x0000b42f
    66f4:	0000b433 	.word	0x0000b433

000066f8 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    66f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    66fc:	4f21      	ldr	r7, [pc, #132]	; (6784 <SEGGER_RTT_WriteSkipNoLock+0x8c>)
    66fe:	f04f 0b18 	mov.w	fp, #24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    6702:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
    6704:	fb0b 7200 	mla	r2, fp, r0, r7
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    6708:	4606      	mov	r6, r0
  RdOff = pRing->RdOff;
    670a:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    670c:	6a55      	ldr	r5, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    670e:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    6710:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    6712:	d831      	bhi.n	6778 <SEGGER_RTT_WriteSkipNoLock+0x80>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    6714:	f8d2 a020 	ldr.w	sl, [r2, #32]
    6718:	ebaa 0905 	sub.w	r9, sl, r5
    671c:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
    if (Avail >= NumBytes) {                            // Case 1)?
    6720:	4294      	cmp	r4, r2
    6722:	d811      	bhi.n	6748 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    6724:	2318      	movs	r3, #24
    6726:	fb06 3303 	mla	r3, r6, r3, r3
    672a:	443b      	add	r3, r7
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    672c:	4622      	mov	r2, r4
    672e:	6858      	ldr	r0, [r3, #4]
    6730:	4641      	mov	r1, r8
    6732:	4428      	add	r0, r5
    6734:	f003 fa03 	bl	9b3e <memcpy>
      memcpy((void*)pDst, pData, NumBytes);
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
    6738:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
    673a:	2318      	movs	r3, #24
    673c:	fb03 7306 	mla	r3, r3, r6, r7
      return 1;
    6740:	2001      	movs	r0, #1
      pRing->WrOff = NumBytes;
    6742:	625c      	str	r4, [r3, #36]	; 0x24
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
    6744:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
    6748:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    674a:	429c      	cmp	r4, r3
    674c:	d818      	bhi.n	6780 <SEGGER_RTT_WriteSkipNoLock+0x88>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    674e:	fb00 bb0b 	mla	fp, r0, fp, fp
    6752:	44bb      	add	fp, r7
    6754:	464a      	mov	r2, r9
    6756:	f8db 0004 	ldr.w	r0, [fp, #4]
    675a:	442c      	add	r4, r5
    675c:	4428      	add	r0, r5
    675e:	f003 f9ee 	bl	9b3e <memcpy>
      if (NumBytes) {
    6762:	ebb4 040a 	subs.w	r4, r4, sl
    6766:	d0e8      	beq.n	673a <SEGGER_RTT_WriteSkipNoLock+0x42>
    6768:	f8db 0004 	ldr.w	r0, [fp, #4]
    676c:	4622      	mov	r2, r4
    676e:	eb08 0109 	add.w	r1, r8, r9
    6772:	f003 f9e4 	bl	9b3e <memcpy>
      return 1;
    6776:	e7e0      	b.n	673a <SEGGER_RTT_WriteSkipNoLock+0x42>
    Avail = RdOff - WrOff - 1u;
    6778:	3b01      	subs	r3, #1
    677a:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    677c:	42a3      	cmp	r3, r4
    677e:	d2d1      	bcs.n	6724 <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
    6780:	2000      	movs	r0, #0
    6782:	e7df      	b.n	6744 <SEGGER_RTT_WriteSkipNoLock+0x4c>
    6784:	20000c48 	.word	0x20000c48

00006788 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    6788:	4b03      	ldr	r3, [pc, #12]	; (6798 <SEGGER_RTT_HasDataUp+0x10>)
    678a:	2218      	movs	r2, #24
    678c:	fb02 3300 	mla	r3, r2, r0, r3
    6790:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
    6792:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
    6794:	1a80      	subs	r0, r0, r2
    6796:	4770      	bx	lr
    6798:	20000c48 	.word	0x20000c48

0000679c <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    679c:	4b0e      	ldr	r3, [pc, #56]	; (67d8 <z_sys_init_run_level+0x3c>)
{
    679e:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    67a0:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    67a4:	3001      	adds	r0, #1
    67a6:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    67aa:	42a6      	cmp	r6, r4
    67ac:	d800      	bhi.n	67b0 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    67ae:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    67b0:	e9d4 3500 	ldrd	r3, r5, [r4]
    67b4:	4628      	mov	r0, r5
    67b6:	4798      	blx	r3
		if (dev != NULL) {
    67b8:	b165      	cbz	r5, 67d4 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    67ba:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    67bc:	b130      	cbz	r0, 67cc <z_sys_init_run_level+0x30>
				if (rc < 0) {
    67be:	2800      	cmp	r0, #0
    67c0:	bfb8      	it	lt
    67c2:	4240      	neglt	r0, r0
				if (rc > UINT8_MAX) {
    67c4:	28ff      	cmp	r0, #255	; 0xff
    67c6:	bfa8      	it	ge
    67c8:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
    67ca:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    67cc:	785a      	ldrb	r2, [r3, #1]
    67ce:	f042 0201 	orr.w	r2, r2, #1
    67d2:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    67d4:	3408      	adds	r4, #8
    67d6:	e7e8      	b.n	67aa <z_sys_init_run_level+0xe>
    67d8:	0000a0e8 	.word	0x0000a0e8

000067dc <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    67dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    67e0:	4605      	mov	r5, r0
    67e2:	b086      	sub	sp, #24
    67e4:	460f      	mov	r7, r1
	__asm__ volatile(
    67e6:	f04f 0320 	mov.w	r3, #32
    67ea:	f3ef 8811 	mrs	r8, BASEPRI
    67ee:	f383 8812 	msr	BASEPRI_MAX, r3
    67f2:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    67f6:	f001 fe55 	bl	84a4 <z_impl_z_current_get>
    67fa:	2d04      	cmp	r5, #4
    67fc:	bf96      	itet	ls
    67fe:	4b29      	ldrls	r3, [pc, #164]	; (68a4 <z_fatal_error+0xc8>)
    6800:	4b29      	ldrhi	r3, [pc, #164]	; (68a8 <z_fatal_error+0xcc>)
    6802:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    6806:	4929      	ldr	r1, [pc, #164]	; (68ac <z_fatal_error+0xd0>)
    6808:	9503      	str	r5, [sp, #12]
    680a:	2400      	movs	r4, #0
    680c:	e9cd 3404 	strd	r3, r4, [sp, #16]
    6810:	4b27      	ldr	r3, [pc, #156]	; (68b0 <z_fatal_error+0xd4>)
    6812:	9400      	str	r4, [sp, #0]
    6814:	e9cd 4301 	strd	r4, r3, [sp, #4]
    6818:	4606      	mov	r6, r0
    681a:	4623      	mov	r3, r4
    681c:	2201      	movs	r2, #1
    681e:	4620      	mov	r0, r4
    6820:	f003 f8fd 	bl	9a1e <z_log_msg2_runtime_create.constprop.0>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    6824:	b16f      	cbz	r7, 6842 <z_fatal_error+0x66>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    6826:	69fb      	ldr	r3, [r7, #28]
    6828:	f3c3 0308 	ubfx	r3, r3, #0, #9
    682c:	b14b      	cbz	r3, 6842 <z_fatal_error+0x66>
		LOG_ERR("Fault during interrupt handling\n");
    682e:	4b21      	ldr	r3, [pc, #132]	; (68b4 <z_fatal_error+0xd8>)
    6830:	491e      	ldr	r1, [pc, #120]	; (68ac <z_fatal_error+0xd0>)
    6832:	9400      	str	r4, [sp, #0]
    6834:	e9cd 4301 	strd	r4, r3, [sp, #4]
    6838:	2201      	movs	r2, #1
    683a:	4623      	mov	r3, r4
    683c:	4620      	mov	r0, r4
    683e:	f003 f8ee 	bl	9a1e <z_log_msg2_runtime_create.constprop.0>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    6842:	b12e      	cbz	r6, 6850 <z_fatal_error+0x74>
    6844:	4630      	mov	r0, r6
    6846:	f003 f920 	bl	9a8a <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    684a:	b108      	cbz	r0, 6850 <z_fatal_error+0x74>
    684c:	7803      	ldrb	r3, [r0, #0]
    684e:	b903      	cbnz	r3, 6852 <z_fatal_error+0x76>
		thread_name = "unknown";
    6850:	4819      	ldr	r0, [pc, #100]	; (68b8 <z_fatal_error+0xdc>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    6852:	4b1a      	ldr	r3, [pc, #104]	; (68bc <z_fatal_error+0xe0>)
    6854:	9302      	str	r3, [sp, #8]
    6856:	2300      	movs	r3, #0
    6858:	e9cd 6003 	strd	r6, r0, [sp, #12]
    685c:	e9cd 3300 	strd	r3, r3, [sp]
    6860:	4618      	mov	r0, r3
    6862:	4912      	ldr	r1, [pc, #72]	; (68ac <z_fatal_error+0xd0>)
    6864:	2201      	movs	r2, #1
    6866:	f003 f8da 	bl	9a1e <z_log_msg2_runtime_create.constprop.0>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    686a:	4639      	mov	r1, r7
    686c:	4628      	mov	r0, r5
    686e:	f7ff f83f 	bl	58f0 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    6872:	2d04      	cmp	r5, #4
    6874:	d10c      	bne.n	6890 <z_fatal_error+0xb4>
    6876:	4912      	ldr	r1, [pc, #72]	; (68c0 <z_fatal_error+0xe4>)
    6878:	4a12      	ldr	r2, [pc, #72]	; (68c4 <z_fatal_error+0xe8>)
    687a:	4813      	ldr	r0, [pc, #76]	; (68c8 <z_fatal_error+0xec>)
    687c:	238f      	movs	r3, #143	; 0x8f
    687e:	f002 fd63 	bl	9348 <assert_print>
    6882:	4812      	ldr	r0, [pc, #72]	; (68cc <z_fatal_error+0xf0>)
    6884:	f002 fd60 	bl	9348 <assert_print>
    6888:	480e      	ldr	r0, [pc, #56]	; (68c4 <z_fatal_error+0xe8>)
    688a:	218f      	movs	r1, #143	; 0x8f
    688c:	f002 fd55 	bl	933a <assert_post_action>
	__asm__ volatile(
    6890:	f388 8811 	msr	BASEPRI, r8
    6894:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    6898:	4630      	mov	r0, r6
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    689a:	b006      	add	sp, #24
    689c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    68a0:	f7fd bdd8 	b.w	4454 <z_impl_k_thread_abort>
    68a4:	0000a100 	.word	0x0000a100
    68a8:	0000b43a 	.word	0x0000b43a
    68ac:	00009e28 	.word	0x00009e28
    68b0:	0000b450 	.word	0x0000b450
    68b4:	0000b478 	.word	0x0000b478
    68b8:	0000b448 	.word	0x0000b448
    68bc:	0000b499 	.word	0x0000b499
    68c0:	0000b4d3 	.word	0x0000b4d3
    68c4:	0000b4b1 	.word	0x0000b4b1
    68c8:	0000a246 	.word	0x0000a246
    68cc:	0000b4f0 	.word	0x0000b4f0

000068d0 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    68d0:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
    68d2:	4b0a      	ldr	r3, [pc, #40]	; (68fc <bg_thread_main+0x2c>)
    68d4:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    68d6:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    68d8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    68da:	f7ff ff5f 	bl	679c <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
    68de:	f002 f9c3 	bl	8c68 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    68e2:	2003      	movs	r0, #3
    68e4:	f7ff ff5a 	bl	679c <z_sys_init_run_level>

	z_init_static_threads();
    68e8:	f000 fa7c 	bl	6de4 <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
    68ec:	f7fa fcec 	bl	12c8 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    68f0:	4a03      	ldr	r2, [pc, #12]	; (6900 <bg_thread_main+0x30>)
    68f2:	7b13      	ldrb	r3, [r2, #12]
    68f4:	f023 0301 	bic.w	r3, r3, #1
    68f8:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    68fa:	bd08      	pop	{r3, pc}
    68fc:	20001328 	.word	0x20001328
    6900:	20000560 	.word	0x20000560

00006904 <z_bss_zero>:
{
    6904:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    6906:	4803      	ldr	r0, [pc, #12]	; (6914 <z_bss_zero+0x10>)
    6908:	4a03      	ldr	r2, [pc, #12]	; (6918 <z_bss_zero+0x14>)
    690a:	2100      	movs	r1, #0
    690c:	1a12      	subs	r2, r2, r0
    690e:	f003 f896 	bl	9a3e <z_early_memset>
}
    6912:	bd08      	pop	{r3, pc}
    6914:	200002c0 	.word	0x200002c0
    6918:	2000132c 	.word	0x2000132c

0000691c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
    691c:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
    691e:	2300      	movs	r3, #0
{
    6920:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
    6922:	2201      	movs	r2, #1
    6924:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
    6928:	4e13      	ldr	r6, [pc, #76]	; (6978 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    692a:	4d14      	ldr	r5, [pc, #80]	; (697c <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
    692c:	9301      	str	r3, [sp, #4]
    692e:	220f      	movs	r2, #15
    6930:	e9cd 3202 	strd	r3, r2, [sp, #8]
    6934:	4912      	ldr	r1, [pc, #72]	; (6980 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    6936:	2318      	movs	r3, #24
    6938:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
    693c:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
    6940:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
    6942:	f44f 70b0 	mov.w	r0, #352	; 0x160
    6946:	fb00 1104 	mla	r1, r0, r4, r1
    694a:	4b0e      	ldr	r3, [pc, #56]	; (6984 <z_init_cpu+0x68>)
    694c:	9500      	str	r5, [sp, #0]
    694e:	f44f 72a0 	mov.w	r2, #320	; 0x140
    6952:	4630      	mov	r0, r6
    6954:	f000 f992 	bl	6c7c <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    6958:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    695a:	4a0b      	ldr	r2, [pc, #44]	; (6988 <z_init_cpu+0x6c>)
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    695c:	60ee      	str	r6, [r5, #12]
    695e:	f023 0304 	bic.w	r3, r3, #4
    6962:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    6964:	f44f 6302 	mov.w	r3, #2080	; 0x820
    6968:	fb04 3303 	mla	r3, r4, r3, r3
    696c:	4413      	add	r3, r2
	_kernel.cpus[id].id = id;
    696e:	752c      	strb	r4, [r5, #20]
	_kernel.cpus[id].irq_stack =
    6970:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
    6972:	b006      	add	sp, #24
    6974:	bd70      	pop	{r4, r5, r6, pc}
    6976:	bf00      	nop
    6978:	200004e0 	.word	0x200004e0
    697c:	20000cf0 	.word	0x20000cf0
    6980:	20002be0 	.word	0x20002be0
    6984:	00006f41 	.word	0x00006f41
    6988:	200023c0 	.word	0x200023c0

0000698c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    698c:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    698e:	4b2f      	ldr	r3, [pc, #188]	; (6a4c <z_cstart+0xc0>)
    6990:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    6992:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    6996:	4d2e      	ldr	r5, [pc, #184]	; (6a50 <z_cstart+0xc4>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    6998:	4e2e      	ldr	r6, [pc, #184]	; (6a54 <z_cstart+0xc8>)
    699a:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    699c:	4f2e      	ldr	r7, [pc, #184]	; (6a58 <z_cstart+0xcc>)
    699e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    69a2:	616b      	str	r3, [r5, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    69a4:	2400      	movs	r4, #0
    69a6:	23e0      	movs	r3, #224	; 0xe0
    69a8:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    69ac:	77ec      	strb	r4, [r5, #31]
    69ae:	762c      	strb	r4, [r5, #24]
    69b0:	766c      	strb	r4, [r5, #25]
    69b2:	76ac      	strb	r4, [r5, #26]
    69b4:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    69b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    69ba:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    69be:	626b      	str	r3, [r5, #36]	; 0x24
    69c0:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    69c4:	f7fd fcba 	bl	433c <z_arm_fault_init>
	z_arm_cpu_idle_init();
    69c8:	f7fd f812 	bl	39f0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    69cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    69d0:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    69d2:	62eb      	str	r3, [r5, #44]	; 0x2c
	k_thread_system_pool_assign(dummy_thread);
    69d4:	ad06      	add	r5, sp, #24
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    69d6:	f7fd fe3b 	bl	4650 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    69da:	f7fd fd51 	bl	4480 <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    69de:	f7fc f9e1 	bl	2da4 <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
    69e2:	f240 1301 	movw	r3, #257	; 0x101
	k_thread_system_pool_assign(dummy_thread);
    69e6:	4628      	mov	r0, r5
	dummy_thread->base.user_options = K_ESSENTIAL;
    69e8:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	dummy_thread->stack_info.size = 0U;
    69ec:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	k_thread_system_pool_assign(dummy_thread);
    69f0:	f002 f934 	bl	8c5c <k_thread_system_pool_assign>
	_current_cpu->current = dummy_thread;
    69f4:	60b5      	str	r5, [r6, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    69f6:	f003 f807 	bl	9a08 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    69fa:	4620      	mov	r0, r4
    69fc:	f7ff fece 	bl	679c <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    6a00:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    6a02:	4d16      	ldr	r5, [pc, #88]	; (6a5c <z_cstart+0xd0>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    6a04:	f7ff feca 	bl	679c <z_sys_init_run_level>
	z_sched_init();
    6a08:	f001 fbc2 	bl	8190 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    6a0c:	4b14      	ldr	r3, [pc, #80]	; (6a60 <z_cstart+0xd4>)
	_kernel.ready_q.cache = &z_main_thread;
    6a0e:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    6a10:	9305      	str	r3, [sp, #20]
    6a12:	2301      	movs	r3, #1
    6a14:	4913      	ldr	r1, [pc, #76]	; (6a64 <z_cstart+0xd8>)
    6a16:	9400      	str	r4, [sp, #0]
    6a18:	e9cd 4303 	strd	r4, r3, [sp, #12]
    6a1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    6a20:	463b      	mov	r3, r7
    6a22:	e9cd 4401 	strd	r4, r4, [sp, #4]
    6a26:	4628      	mov	r0, r5
    6a28:	f000 f928 	bl	6c7c <z_setup_new_thread>
    6a2c:	7b6a      	ldrb	r2, [r5, #13]
    6a2e:	4606      	mov	r6, r0
    6a30:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    6a34:	4628      	mov	r0, r5
    6a36:	736a      	strb	r2, [r5, #13]
    6a38:	f000 fe38 	bl	76ac <z_ready_thread>
	z_init_cpu(0);
    6a3c:	4620      	mov	r0, r4
    6a3e:	f7ff ff6d 	bl	691c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    6a42:	463a      	mov	r2, r7
    6a44:	4631      	mov	r1, r6
    6a46:	4628      	mov	r0, r5
    6a48:	f7fd f936 	bl	3cb8 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    6a4c:	20002be0 	.word	0x20002be0
    6a50:	e000ed00 	.word	0xe000ed00
    6a54:	20000cf0 	.word	0x20000cf0
    6a58:	000068d1 	.word	0x000068d1
    6a5c:	20000560 	.word	0x20000560
    6a60:	0000b56f 	.word	0x0000b56f
    6a64:	20002d40 	.word	0x20002d40

00006a68 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    6a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    6a6a:	4c16      	ldr	r4, [pc, #88]	; (6ac4 <init_mem_slab_module+0x5c>)
    6a6c:	4d16      	ldr	r5, [pc, #88]	; (6ac8 <init_mem_slab_module+0x60>)
    6a6e:	4e17      	ldr	r6, [pc, #92]	; (6acc <init_mem_slab_module+0x64>)
    6a70:	42ac      	cmp	r4, r5
    6a72:	d90c      	bls.n	6a8e <init_mem_slab_module+0x26>
    6a74:	4916      	ldr	r1, [pc, #88]	; (6ad0 <init_mem_slab_module+0x68>)
    6a76:	4817      	ldr	r0, [pc, #92]	; (6ad4 <init_mem_slab_module+0x6c>)
    6a78:	233d      	movs	r3, #61	; 0x3d
    6a7a:	4632      	mov	r2, r6
    6a7c:	f002 fc64 	bl	9348 <assert_print>
    6a80:	4815      	ldr	r0, [pc, #84]	; (6ad8 <init_mem_slab_module+0x70>)
    6a82:	f002 fc61 	bl	9348 <assert_print>
    6a86:	213d      	movs	r1, #61	; 0x3d
    6a88:	4630      	mov	r0, r6
    6a8a:	f002 fc56 	bl	933a <assert_post_action>
    6a8e:	42ac      	cmp	r4, r5
    6a90:	d301      	bcc.n	6a96 <init_mem_slab_module+0x2e>
			goto out;
		}
		z_object_init(slab);
	}

out:
    6a92:	2000      	movs	r0, #0
	return rc;
}
    6a94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    6a96:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    6a9a:	ea42 0301 	orr.w	r3, r2, r1
    6a9e:	f013 0303 	ands.w	r3, r3, #3
    6aa2:	d10b      	bne.n	6abc <init_mem_slab_module+0x54>
	for (j = 0U; j < slab->num_blocks; j++) {
    6aa4:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    6aa6:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    6aa8:	4283      	cmp	r3, r0
    6aaa:	d101      	bne.n	6ab0 <init_mem_slab_module+0x48>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    6aac:	3420      	adds	r4, #32
    6aae:	e7df      	b.n	6a70 <init_mem_slab_module+0x8>
		*(char **)p = slab->free_list;
    6ab0:	69a7      	ldr	r7, [r4, #24]
    6ab2:	6017      	str	r7, [r2, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    6ab4:	3301      	adds	r3, #1
		slab->free_list = p;
    6ab6:	61a2      	str	r2, [r4, #24]
		p += slab->block_size;
    6ab8:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    6aba:	e7f5      	b.n	6aa8 <init_mem_slab_module+0x40>
	return rc;
    6abc:	f06f 0015 	mvn.w	r0, #21
    6ac0:	e7e8      	b.n	6a94 <init_mem_slab_module+0x2c>
    6ac2:	bf00      	nop
    6ac4:	20000258 	.word	0x20000258
    6ac8:	20000258 	.word	0x20000258
    6acc:	0000b577 	.word	0x0000b577
    6ad0:	0000b59c 	.word	0x0000b59c
    6ad4:	0000a246 	.word	0x0000a246
    6ad8:	0000b5b9 	.word	0x0000b5b9

00006adc <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    6adc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    6ae0:	4604      	mov	r4, r0
    6ae2:	460e      	mov	r6, r1
    6ae4:	4690      	mov	r8, r2
    6ae6:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    6ae8:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    6aec:	f04f 0320 	mov.w	r3, #32
    6af0:	f3ef 8911 	mrs	r9, BASEPRI
    6af4:	f383 8812 	msr	BASEPRI_MAX, r3
    6af8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6afc:	4628      	mov	r0, r5
    6afe:	f000 f9f9 	bl	6ef4 <z_spin_lock_valid>
    6b02:	b968      	cbnz	r0, 6b20 <k_mem_slab_alloc+0x44>
    6b04:	4a24      	ldr	r2, [pc, #144]	; (6b98 <k_mem_slab_alloc+0xbc>)
    6b06:	4925      	ldr	r1, [pc, #148]	; (6b9c <k_mem_slab_alloc+0xc0>)
    6b08:	4825      	ldr	r0, [pc, #148]	; (6ba0 <k_mem_slab_alloc+0xc4>)
    6b0a:	238e      	movs	r3, #142	; 0x8e
    6b0c:	f002 fc1c 	bl	9348 <assert_print>
    6b10:	4824      	ldr	r0, [pc, #144]	; (6ba4 <k_mem_slab_alloc+0xc8>)
    6b12:	4629      	mov	r1, r5
    6b14:	f002 fc18 	bl	9348 <assert_print>
    6b18:	481f      	ldr	r0, [pc, #124]	; (6b98 <k_mem_slab_alloc+0xbc>)
    6b1a:	218e      	movs	r1, #142	; 0x8e
    6b1c:	f002 fc0d 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    6b20:	4628      	mov	r0, r5
    6b22:	f000 fa05 	bl	6f30 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    6b26:	69a3      	ldr	r3, [r4, #24]
    6b28:	b1eb      	cbz	r3, 6b66 <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    6b2a:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    6b2c:	681b      	ldr	r3, [r3, #0]
    6b2e:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    6b30:	69e3      	ldr	r3, [r4, #28]
    6b32:	3301      	adds	r3, #1
    6b34:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    6b36:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6b38:	4628      	mov	r0, r5
    6b3a:	f000 f9e9 	bl	6f10 <z_spin_unlock_valid>
    6b3e:	b968      	cbnz	r0, 6b5c <k_mem_slab_alloc+0x80>
    6b40:	4a15      	ldr	r2, [pc, #84]	; (6b98 <k_mem_slab_alloc+0xbc>)
    6b42:	4919      	ldr	r1, [pc, #100]	; (6ba8 <k_mem_slab_alloc+0xcc>)
    6b44:	4816      	ldr	r0, [pc, #88]	; (6ba0 <k_mem_slab_alloc+0xc4>)
    6b46:	23b9      	movs	r3, #185	; 0xb9
    6b48:	f002 fbfe 	bl	9348 <assert_print>
    6b4c:	4817      	ldr	r0, [pc, #92]	; (6bac <k_mem_slab_alloc+0xd0>)
    6b4e:	4629      	mov	r1, r5
    6b50:	f002 fbfa 	bl	9348 <assert_print>
    6b54:	4810      	ldr	r0, [pc, #64]	; (6b98 <k_mem_slab_alloc+0xbc>)
    6b56:	21b9      	movs	r1, #185	; 0xb9
    6b58:	f002 fbef 	bl	933a <assert_post_action>
	__asm__ volatile(
    6b5c:	f389 8811 	msr	BASEPRI, r9
    6b60:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    6b64:	e013      	b.n	6b8e <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    6b66:	ea58 0207 	orrs.w	r2, r8, r7
    6b6a:	d103      	bne.n	6b74 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    6b6c:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    6b6e:	f06f 040b 	mvn.w	r4, #11
    6b72:	e7e1      	b.n	6b38 <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    6b74:	4622      	mov	r2, r4
    6b76:	e9cd 8700 	strd	r8, r7, [sp]
    6b7a:	4649      	mov	r1, r9
    6b7c:	4628      	mov	r0, r5
    6b7e:	f001 f909 	bl	7d94 <z_pend_curr>
		if (result == 0) {
    6b82:	4604      	mov	r4, r0
    6b84:	b918      	cbnz	r0, 6b8e <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    6b86:	4b0a      	ldr	r3, [pc, #40]	; (6bb0 <k_mem_slab_alloc+0xd4>)
    6b88:	689b      	ldr	r3, [r3, #8]
    6b8a:	695b      	ldr	r3, [r3, #20]
    6b8c:	6033      	str	r3, [r6, #0]
}
    6b8e:	4620      	mov	r0, r4
    6b90:	b003      	add	sp, #12
    6b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    6b96:	bf00      	nop
    6b98:	0000a390 	.word	0x0000a390
    6b9c:	0000a3e9 	.word	0x0000a3e9
    6ba0:	0000a246 	.word	0x0000a246
    6ba4:	0000a3fe 	.word	0x0000a3fe
    6ba8:	0000a3bd 	.word	0x0000a3bd
    6bac:	0000a3d4 	.word	0x0000a3d4
    6bb0:	20000cf0 	.word	0x20000cf0

00006bb4 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    6bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6bb8:	4604      	mov	r4, r0
    6bba:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    6bbc:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    6bc0:	f04f 0320 	mov.w	r3, #32
    6bc4:	f3ef 8711 	mrs	r7, BASEPRI
    6bc8:	f383 8812 	msr	BASEPRI_MAX, r3
    6bcc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6bd0:	4628      	mov	r0, r5
    6bd2:	f000 f98f 	bl	6ef4 <z_spin_lock_valid>
    6bd6:	b968      	cbnz	r0, 6bf4 <k_mem_slab_free+0x40>
    6bd8:	4a22      	ldr	r2, [pc, #136]	; (6c64 <k_mem_slab_free+0xb0>)
    6bda:	4923      	ldr	r1, [pc, #140]	; (6c68 <k_mem_slab_free+0xb4>)
    6bdc:	4823      	ldr	r0, [pc, #140]	; (6c6c <k_mem_slab_free+0xb8>)
    6bde:	238e      	movs	r3, #142	; 0x8e
    6be0:	f002 fbb2 	bl	9348 <assert_print>
    6be4:	4822      	ldr	r0, [pc, #136]	; (6c70 <k_mem_slab_free+0xbc>)
    6be6:	4629      	mov	r1, r5
    6be8:	f002 fbae 	bl	9348 <assert_print>
    6bec:	481d      	ldr	r0, [pc, #116]	; (6c64 <k_mem_slab_free+0xb0>)
    6bee:	218e      	movs	r1, #142	; 0x8e
    6bf0:	f002 fba3 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    6bf4:	4628      	mov	r0, r5
    6bf6:	f000 f99b 	bl	6f30 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    6bfa:	f8d4 8018 	ldr.w	r8, [r4, #24]
    6bfe:	f1b8 0f00 	cmp.w	r8, #0
    6c02:	d10f      	bne.n	6c24 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    6c04:	4620      	mov	r0, r4
    6c06:	f001 fa71 	bl	80ec <z_unpend_first_thread>

		if (pending_thread != NULL) {
    6c0a:	b158      	cbz	r0, 6c24 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6c0c:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    6c0e:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    6c10:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    6c14:	f000 fd4a 	bl	76ac <z_ready_thread>
			z_reschedule(&slab->lock, key);
    6c18:	4639      	mov	r1, r7
    6c1a:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6c1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    6c20:	f000 bd8c 	b.w	773c <z_reschedule>
	**(char ***) mem = slab->free_list;
    6c24:	6833      	ldr	r3, [r6, #0]
    6c26:	69a2      	ldr	r2, [r4, #24]
    6c28:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    6c2a:	6833      	ldr	r3, [r6, #0]
    6c2c:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    6c2e:	69e3      	ldr	r3, [r4, #28]
    6c30:	3b01      	subs	r3, #1
    6c32:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c34:	4628      	mov	r0, r5
    6c36:	f000 f96b 	bl	6f10 <z_spin_unlock_valid>
    6c3a:	b968      	cbnz	r0, 6c58 <k_mem_slab_free+0xa4>
    6c3c:	4a09      	ldr	r2, [pc, #36]	; (6c64 <k_mem_slab_free+0xb0>)
    6c3e:	490d      	ldr	r1, [pc, #52]	; (6c74 <k_mem_slab_free+0xc0>)
    6c40:	480a      	ldr	r0, [pc, #40]	; (6c6c <k_mem_slab_free+0xb8>)
    6c42:	23b9      	movs	r3, #185	; 0xb9
    6c44:	f002 fb80 	bl	9348 <assert_print>
    6c48:	480b      	ldr	r0, [pc, #44]	; (6c78 <k_mem_slab_free+0xc4>)
    6c4a:	4629      	mov	r1, r5
    6c4c:	f002 fb7c 	bl	9348 <assert_print>
    6c50:	4804      	ldr	r0, [pc, #16]	; (6c64 <k_mem_slab_free+0xb0>)
    6c52:	21b9      	movs	r1, #185	; 0xb9
    6c54:	f002 fb71 	bl	933a <assert_post_action>
	__asm__ volatile(
    6c58:	f387 8811 	msr	BASEPRI, r7
    6c5c:	f3bf 8f6f 	isb	sy
}
    6c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6c64:	0000a390 	.word	0x0000a390
    6c68:	0000a3e9 	.word	0x0000a3e9
    6c6c:	0000a246 	.word	0x0000a246
    6c70:	0000a3fe 	.word	0x0000a3fe
    6c74:	0000a3bd 	.word	0x0000a3bd
    6c78:	0000a3d4 	.word	0x0000a3d4

00006c7c <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    6c7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6c80:	b085      	sub	sp, #20
    6c82:	4604      	mov	r4, r0
    6c84:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    6c88:	f1b8 0f0f 	cmp.w	r8, #15
{
    6c8c:	460f      	mov	r7, r1
    6c8e:	4615      	mov	r5, r2
    6c90:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    6c92:	d132      	bne.n	6cfa <z_setup_new_thread+0x7e>
    6c94:	4b25      	ldr	r3, [pc, #148]	; (6d2c <z_setup_new_thread+0xb0>)
    6c96:	4599      	cmp	r9, r3
    6c98:	d133      	bne.n	6d02 <z_setup_new_thread+0x86>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    6c9a:	f104 0358 	add.w	r3, r4, #88	; 0x58
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    6c9e:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    6ca2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6ca4:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6ca6:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    6ca8:	2304      	movs	r3, #4
    6caa:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6cac:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    6cb0:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    6cb4:	e9c4 3519 	strd	r3, r5, [r4, #100]	; 0x64
	thread_base->pended_on = NULL;
    6cb8:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6cba:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    6cbc:	f884 800e 	strb.w	r8, [r4, #14]
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    6cc0:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    6cc4:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    6cc6:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    6cc8:	66e6      	str	r6, [r4, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6cca:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6cce:	9302      	str	r3, [sp, #8]
    6cd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6cd2:	9301      	str	r3, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    6cd4:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6cd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6cd8:	9300      	str	r3, [sp, #0]
    6cda:	4642      	mov	r2, r8
    6cdc:	464b      	mov	r3, r9
    6cde:	4639      	mov	r1, r7
    6ce0:	4620      	mov	r0, r4
    6ce2:	f7fc ffb7 	bl	3c54 <arch_new_thread>
	if (!_current) {
    6ce6:	4b12      	ldr	r3, [pc, #72]	; (6d30 <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    6ce8:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    6cea:	689b      	ldr	r3, [r3, #8]
    6cec:	b103      	cbz	r3, 6cf0 <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    6cee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    6cf0:	6723      	str	r3, [r4, #112]	; 0x70
}
    6cf2:	4640      	mov	r0, r8
    6cf4:	b005      	add	sp, #20
    6cf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    6cfa:	f108 0310 	add.w	r3, r8, #16
    6cfe:	2b1e      	cmp	r3, #30
    6d00:	d9cb      	bls.n	6c9a <z_setup_new_thread+0x1e>
    6d02:	4a0c      	ldr	r2, [pc, #48]	; (6d34 <z_setup_new_thread+0xb8>)
    6d04:	490c      	ldr	r1, [pc, #48]	; (6d38 <z_setup_new_thread+0xbc>)
    6d06:	480d      	ldr	r0, [pc, #52]	; (6d3c <z_setup_new_thread+0xc0>)
    6d08:	f240 13ff 	movw	r3, #511	; 0x1ff
    6d0c:	f002 fb1c 	bl	9348 <assert_print>
    6d10:	4641      	mov	r1, r8
    6d12:	480b      	ldr	r0, [pc, #44]	; (6d40 <z_setup_new_thread+0xc4>)
    6d14:	f06f 030f 	mvn.w	r3, #15
    6d18:	220e      	movs	r2, #14
    6d1a:	f002 fb15 	bl	9348 <assert_print>
    6d1e:	4805      	ldr	r0, [pc, #20]	; (6d34 <z_setup_new_thread+0xb8>)
    6d20:	f240 11ff 	movw	r1, #511	; 0x1ff
    6d24:	f002 fb09 	bl	933a <assert_post_action>
    6d28:	e7b7      	b.n	6c9a <z_setup_new_thread+0x1e>
    6d2a:	bf00      	nop
    6d2c:	00006f41 	.word	0x00006f41
    6d30:	20000cf0 	.word	0x20000cf0
    6d34:	0000b5d8 	.word	0x0000b5d8
    6d38:	0000b5fb 	.word	0x0000b5fb
    6d3c:	0000a246 	.word	0x0000a246
    6d40:	0000b67b 	.word	0x0000b67b

00006d44 <z_impl_k_thread_create>:
{
    6d44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6d48:	b087      	sub	sp, #28
    6d4a:	e9dd 6514 	ldrd	r6, r5, [sp, #80]	; 0x50
    6d4e:	4604      	mov	r4, r0
    6d50:	460f      	mov	r7, r1
    6d52:	4690      	mov	r8, r2
    6d54:	4699      	mov	r9, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6d56:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    6d5a:	b173      	cbz	r3, 6d7a <z_impl_k_thread_create+0x36>
    6d5c:	491c      	ldr	r1, [pc, #112]	; (6dd0 <z_impl_k_thread_create+0x8c>)
    6d5e:	4a1d      	ldr	r2, [pc, #116]	; (6dd4 <z_impl_k_thread_create+0x90>)
    6d60:	481d      	ldr	r0, [pc, #116]	; (6dd8 <z_impl_k_thread_create+0x94>)
    6d62:	f240 236e 	movw	r3, #622	; 0x26e
    6d66:	f002 faef 	bl	9348 <assert_print>
    6d6a:	481c      	ldr	r0, [pc, #112]	; (6ddc <z_impl_k_thread_create+0x98>)
    6d6c:	f002 faec 	bl	9348 <assert_print>
    6d70:	4818      	ldr	r0, [pc, #96]	; (6dd4 <z_impl_k_thread_create+0x90>)
    6d72:	f240 216e 	movw	r1, #622	; 0x26e
    6d76:	f002 fae0 	bl	933a <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    6d7a:	2300      	movs	r3, #0
    6d7c:	9305      	str	r3, [sp, #20]
    6d7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6d80:	9304      	str	r3, [sp, #16]
    6d82:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6d84:	9303      	str	r3, [sp, #12]
    6d86:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6d88:	9302      	str	r3, [sp, #8]
    6d8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6d8c:	9301      	str	r3, [sp, #4]
    6d8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6d90:	9300      	str	r3, [sp, #0]
    6d92:	4642      	mov	r2, r8
    6d94:	464b      	mov	r3, r9
    6d96:	4639      	mov	r1, r7
    6d98:	4620      	mov	r0, r4
    6d9a:	f7ff ff6f 	bl	6c7c <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    6d9e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    6da2:	bf08      	it	eq
    6da4:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    6da8:	d005      	beq.n	6db6 <z_impl_k_thread_create+0x72>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    6daa:	ea55 0306 	orrs.w	r3, r5, r6
    6dae:	d106      	bne.n	6dbe <z_impl_k_thread_create+0x7a>
	z_sched_start(thread);
    6db0:	4620      	mov	r0, r4
    6db2:	f000 fd07 	bl	77c4 <z_sched_start>
}
    6db6:	4620      	mov	r0, r4
    6db8:	b007      	add	sp, #28
    6dba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6dbe:	4908      	ldr	r1, [pc, #32]	; (6de0 <z_impl_k_thread_create+0x9c>)
    6dc0:	4632      	mov	r2, r6
    6dc2:	462b      	mov	r3, r5
    6dc4:	f104 0018 	add.w	r0, r4, #24
    6dc8:	f001 fc8c 	bl	86e4 <z_add_timeout>
    6dcc:	e7f3      	b.n	6db6 <z_impl_k_thread_create+0x72>
    6dce:	bf00      	nop
    6dd0:	0000b6ac 	.word	0x0000b6ac
    6dd4:	0000b5d8 	.word	0x0000b5d8
    6dd8:	0000a246 	.word	0x0000a246
    6ddc:	0000b6be 	.word	0x0000b6be
    6de0:	00008039 	.word	0x00008039

00006de4 <z_init_static_threads>:
{
    6de4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6de8:	4c3b      	ldr	r4, [pc, #236]	; (6ed8 <z_init_static_threads+0xf4>)
	_FOREACH_STATIC_THREAD(thread_data) {
    6dea:	4d3c      	ldr	r5, [pc, #240]	; (6edc <z_init_static_threads+0xf8>)
    6dec:	4f3c      	ldr	r7, [pc, #240]	; (6ee0 <z_init_static_threads+0xfc>)
{
    6dee:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    6df0:	42ac      	cmp	r4, r5
    6df2:	4626      	mov	r6, r4
    6df4:	d90e      	bls.n	6e14 <z_init_static_threads+0x30>
    6df6:	493b      	ldr	r1, [pc, #236]	; (6ee4 <z_init_static_threads+0x100>)
    6df8:	483b      	ldr	r0, [pc, #236]	; (6ee8 <z_init_static_threads+0x104>)
    6dfa:	f240 23d5 	movw	r3, #725	; 0x2d5
    6dfe:	463a      	mov	r2, r7
    6e00:	f002 faa2 	bl	9348 <assert_print>
    6e04:	4839      	ldr	r0, [pc, #228]	; (6eec <z_init_static_threads+0x108>)
    6e06:	f002 fa9f 	bl	9348 <assert_print>
    6e0a:	f240 21d5 	movw	r1, #725	; 0x2d5
    6e0e:	4638      	mov	r0, r7
    6e10:	f002 fa93 	bl	933a <assert_post_action>
    6e14:	42ae      	cmp	r6, r5
    6e16:	f104 0430 	add.w	r4, r4, #48	; 0x30
    6e1a:	d31f      	bcc.n	6e5c <z_init_static_threads+0x78>
	k_sched_lock();
    6e1c:	f000 fd26 	bl	786c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    6e20:	4c2d      	ldr	r4, [pc, #180]	; (6ed8 <z_init_static_threads+0xf4>)
    6e22:	4e2f      	ldr	r6, [pc, #188]	; (6ee0 <z_init_static_threads+0xfc>)
    6e24:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 6ee4 <z_init_static_threads+0x100>
    6e28:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 6ee8 <z_init_static_threads+0x104>
    6e2c:	42ac      	cmp	r4, r5
    6e2e:	d90e      	bls.n	6e4e <z_init_static_threads+0x6a>
    6e30:	4641      	mov	r1, r8
    6e32:	f44f 733d 	mov.w	r3, #756	; 0x2f4
    6e36:	4632      	mov	r2, r6
    6e38:	4648      	mov	r0, r9
    6e3a:	f002 fa85 	bl	9348 <assert_print>
    6e3e:	482b      	ldr	r0, [pc, #172]	; (6eec <z_init_static_threads+0x108>)
    6e40:	f002 fa82 	bl	9348 <assert_print>
    6e44:	f44f 713d 	mov.w	r1, #756	; 0x2f4
    6e48:	4630      	mov	r0, r6
    6e4a:	f002 fa76 	bl	933a <assert_post_action>
    6e4e:	42ac      	cmp	r4, r5
    6e50:	d320      	bcc.n	6e94 <z_init_static_threads+0xb0>
}
    6e52:	b007      	add	sp, #28
    6e54:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    6e58:	f000 bd7c 	b.w	7954 <k_sched_unlock>
		z_setup_new_thread(
    6e5c:	f854 3c04 	ldr.w	r3, [r4, #-4]
    6e60:	9305      	str	r3, [sp, #20]
    6e62:	f854 3c10 	ldr.w	r3, [r4, #-16]
    6e66:	9304      	str	r3, [sp, #16]
    6e68:	f854 3c14 	ldr.w	r3, [r4, #-20]
    6e6c:	9303      	str	r3, [sp, #12]
    6e6e:	f854 3c18 	ldr.w	r3, [r4, #-24]
    6e72:	9302      	str	r3, [sp, #8]
    6e74:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    6e78:	9301      	str	r3, [sp, #4]
    6e7a:	f854 3c20 	ldr.w	r3, [r4, #-32]
    6e7e:	9300      	str	r3, [sp, #0]
    6e80:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    6e84:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    6e88:	f7ff fef8 	bl	6c7c <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    6e8c:	f854 3c30 	ldr.w	r3, [r4, #-48]
    6e90:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    6e92:	e7ad      	b.n	6df0 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    6e94:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6e96:	1c5a      	adds	r2, r3, #1
    6e98:	d00f      	beq.n	6eba <z_init_static_threads+0xd6>
					    K_MSEC(thread_data->init_delay));
    6e9a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    6e9e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    6ea2:	f240 30e7 	movw	r0, #999	; 0x3e7
    6ea6:	2100      	movs	r1, #0
    6ea8:	fbc3 0102 	smlal	r0, r1, r3, r2
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    6eac:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    6eb0:	6827      	ldr	r7, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    6eb2:	d104      	bne.n	6ebe <z_init_static_threads+0xda>
	z_sched_start(thread);
    6eb4:	4638      	mov	r0, r7
    6eb6:	f000 fc85 	bl	77c4 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    6eba:	3430      	adds	r4, #48	; 0x30
    6ebc:	e7b6      	b.n	6e2c <z_init_static_threads+0x48>
    6ebe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6ec2:	2300      	movs	r3, #0
    6ec4:	f7f9 fd3a 	bl	93c <__aeabi_uldivmod>
    6ec8:	4602      	mov	r2, r0
    6eca:	460b      	mov	r3, r1
    6ecc:	f107 0018 	add.w	r0, r7, #24
    6ed0:	4907      	ldr	r1, [pc, #28]	; (6ef0 <z_init_static_threads+0x10c>)
    6ed2:	f001 fc07 	bl	86e4 <z_add_timeout>
    6ed6:	e7f0      	b.n	6eba <z_init_static_threads+0xd6>
    6ed8:	20000258 	.word	0x20000258
    6edc:	20000258 	.word	0x20000258
    6ee0:	0000b5d8 	.word	0x0000b5d8
    6ee4:	0000b6e3 	.word	0x0000b6e3
    6ee8:	0000a246 	.word	0x0000a246
    6eec:	0000b5b9 	.word	0x0000b5b9
    6ef0:	00008039 	.word	0x00008039

00006ef4 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    6ef4:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    6ef6:	b138      	cbz	r0, 6f08 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    6ef8:	4b04      	ldr	r3, [pc, #16]	; (6f0c <z_spin_lock_valid+0x18>)
    6efa:	7d1b      	ldrb	r3, [r3, #20]
    6efc:	f000 0003 	and.w	r0, r0, #3
    6f00:	1ac0      	subs	r0, r0, r3
    6f02:	bf18      	it	ne
    6f04:	2001      	movne	r0, #1
    6f06:	4770      	bx	lr
			return false;
		}
	}
	return true;
    6f08:	2001      	movs	r0, #1
}
    6f0a:	4770      	bx	lr
    6f0c:	20000cf0 	.word	0x20000cf0

00006f10 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    6f10:	4a06      	ldr	r2, [pc, #24]	; (6f2c <z_spin_unlock_valid+0x1c>)
    6f12:	7d11      	ldrb	r1, [r2, #20]
    6f14:	6892      	ldr	r2, [r2, #8]
    6f16:	430a      	orrs	r2, r1
    6f18:	6801      	ldr	r1, [r0, #0]
{
    6f1a:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    6f1c:	4291      	cmp	r1, r2
    6f1e:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    6f22:	bf04      	itt	eq
    6f24:	6018      	streq	r0, [r3, #0]
	return true;
    6f26:	2001      	moveq	r0, #1
}
    6f28:	4770      	bx	lr
    6f2a:	bf00      	nop
    6f2c:	20000cf0 	.word	0x20000cf0

00006f30 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    6f30:	4b02      	ldr	r3, [pc, #8]	; (6f3c <z_spin_lock_set_owner+0xc>)
    6f32:	7d1a      	ldrb	r2, [r3, #20]
    6f34:	689b      	ldr	r3, [r3, #8]
    6f36:	4313      	orrs	r3, r2
    6f38:	6003      	str	r3, [r0, #0]
}
    6f3a:	4770      	bx	lr
    6f3c:	20000cf0 	.word	0x20000cf0

00006f40 <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    6f40:	4c13      	ldr	r4, [pc, #76]	; (6f90 <idle+0x50>)
{
    6f42:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    6f44:	68a3      	ldr	r3, [r4, #8]
    6f46:	f993 300e 	ldrsb.w	r3, [r3, #14]
    6f4a:	2b00      	cmp	r3, #0
    6f4c:	da09      	bge.n	6f62 <idle+0x22>
    6f4e:	4911      	ldr	r1, [pc, #68]	; (6f94 <idle+0x54>)
    6f50:	4811      	ldr	r0, [pc, #68]	; (6f98 <idle+0x58>)
    6f52:	4a12      	ldr	r2, [pc, #72]	; (6f9c <idle+0x5c>)
    6f54:	2327      	movs	r3, #39	; 0x27
    6f56:	f002 f9f7 	bl	9348 <assert_print>
    6f5a:	4810      	ldr	r0, [pc, #64]	; (6f9c <idle+0x5c>)
    6f5c:	2127      	movs	r1, #39	; 0x27
    6f5e:	f002 f9ec 	bl	933a <assert_post_action>
	return !z_sys_post_kernel;
    6f62:	4d0f      	ldr	r5, [pc, #60]	; (6fa0 <idle+0x60>)
	__asm__ volatile(
    6f64:	f04f 0220 	mov.w	r2, #32
    6f68:	f3ef 8311 	mrs	r3, BASEPRI
    6f6c:	f382 8812 	msr	BASEPRI_MAX, r2
    6f70:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    6f74:	f001 fcce 	bl	8914 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    6f78:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
    6f7a:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    6f7c:	b913      	cbnz	r3, 6f84 <idle+0x44>
	arch_cpu_idle();
    6f7e:	f7fc fd3d 	bl	39fc <arch_cpu_idle>
}
    6f82:	e7ef      	b.n	6f64 <idle+0x24>
    6f84:	f7fc fb96 	bl	36b4 <pm_system_suspend>
    6f88:	2800      	cmp	r0, #0
    6f8a:	d1eb      	bne.n	6f64 <idle+0x24>
    6f8c:	e7f7      	b.n	6f7e <idle+0x3e>
    6f8e:	bf00      	nop
    6f90:	20000cf0 	.word	0x20000cf0
    6f94:	0000b731 	.word	0x0000b731
    6f98:	0000a246 	.word	0x0000a246
    6f9c:	0000b710 	.word	0x0000b710
    6fa0:	20001328 	.word	0x20001328

00006fa4 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    6fa4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    6fa8:	4604      	mov	r4, r0
    6faa:	4617      	mov	r7, r2
    6fac:	461e      	mov	r6, r3
    6fae:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    6fb2:	b163      	cbz	r3, 6fce <z_impl_k_mutex_lock+0x2a>
    6fb4:	496d      	ldr	r1, [pc, #436]	; (716c <z_impl_k_mutex_lock+0x1c8>)
    6fb6:	4a6e      	ldr	r2, [pc, #440]	; (7170 <z_impl_k_mutex_lock+0x1cc>)
    6fb8:	486e      	ldr	r0, [pc, #440]	; (7174 <z_impl_k_mutex_lock+0x1d0>)
    6fba:	2365      	movs	r3, #101	; 0x65
    6fbc:	f002 f9c4 	bl	9348 <assert_print>
    6fc0:	486d      	ldr	r0, [pc, #436]	; (7178 <z_impl_k_mutex_lock+0x1d4>)
    6fc2:	f002 f9c1 	bl	9348 <assert_print>
    6fc6:	486a      	ldr	r0, [pc, #424]	; (7170 <z_impl_k_mutex_lock+0x1cc>)
    6fc8:	2165      	movs	r1, #101	; 0x65
    6fca:	f002 f9b6 	bl	933a <assert_post_action>
    6fce:	f04f 0320 	mov.w	r3, #32
    6fd2:	f3ef 8811 	mrs	r8, BASEPRI
    6fd6:	f383 8812 	msr	BASEPRI_MAX, r3
    6fda:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6fde:	4867      	ldr	r0, [pc, #412]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    6fe0:	f7ff ff88 	bl	6ef4 <z_spin_lock_valid>
    6fe4:	b968      	cbnz	r0, 7002 <z_impl_k_mutex_lock+0x5e>
    6fe6:	4a66      	ldr	r2, [pc, #408]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    6fe8:	4966      	ldr	r1, [pc, #408]	; (7184 <z_impl_k_mutex_lock+0x1e0>)
    6fea:	4862      	ldr	r0, [pc, #392]	; (7174 <z_impl_k_mutex_lock+0x1d0>)
    6fec:	238e      	movs	r3, #142	; 0x8e
    6fee:	f002 f9ab 	bl	9348 <assert_print>
    6ff2:	4962      	ldr	r1, [pc, #392]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    6ff4:	4864      	ldr	r0, [pc, #400]	; (7188 <z_impl_k_mutex_lock+0x1e4>)
    6ff6:	f002 f9a7 	bl	9348 <assert_print>
    6ffa:	4861      	ldr	r0, [pc, #388]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    6ffc:	218e      	movs	r1, #142	; 0x8e
    6ffe:	f002 f99c 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    7002:	485e      	ldr	r0, [pc, #376]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    7004:	f7ff ff94 	bl	6f30 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    7008:	68e3      	ldr	r3, [r4, #12]
    700a:	4a60      	ldr	r2, [pc, #384]	; (718c <z_impl_k_mutex_lock+0x1e8>)
    700c:	b30b      	cbz	r3, 7052 <z_impl_k_mutex_lock+0xae>
    700e:	68a0      	ldr	r0, [r4, #8]
    7010:	6891      	ldr	r1, [r2, #8]
    7012:	4288      	cmp	r0, r1
    7014:	d03d      	beq.n	7092 <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    7016:	ea57 0306 	orrs.w	r3, r7, r6
    701a:	d13c      	bne.n	7096 <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    701c:	4857      	ldr	r0, [pc, #348]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    701e:	f7ff ff77 	bl	6f10 <z_spin_unlock_valid>
    7022:	b968      	cbnz	r0, 7040 <z_impl_k_mutex_lock+0x9c>
    7024:	4a56      	ldr	r2, [pc, #344]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    7026:	495a      	ldr	r1, [pc, #360]	; (7190 <z_impl_k_mutex_lock+0x1ec>)
    7028:	4852      	ldr	r0, [pc, #328]	; (7174 <z_impl_k_mutex_lock+0x1d0>)
    702a:	23b9      	movs	r3, #185	; 0xb9
    702c:	f002 f98c 	bl	9348 <assert_print>
    7030:	4952      	ldr	r1, [pc, #328]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    7032:	4858      	ldr	r0, [pc, #352]	; (7194 <z_impl_k_mutex_lock+0x1f0>)
    7034:	f002 f988 	bl	9348 <assert_print>
    7038:	4851      	ldr	r0, [pc, #324]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    703a:	21b9      	movs	r1, #185	; 0xb9
    703c:	f002 f97d 	bl	933a <assert_post_action>
	__asm__ volatile(
    7040:	f388 8811 	msr	BASEPRI, r8
    7044:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    7048:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    704c:	b002      	add	sp, #8
    704e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    7052:	6891      	ldr	r1, [r2, #8]
    7054:	f991 100e 	ldrsb.w	r1, [r1, #14]
    7058:	4848      	ldr	r0, [pc, #288]	; (717c <z_impl_k_mutex_lock+0x1d8>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    705a:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    705c:	3301      	adds	r3, #1
    705e:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    7060:	6893      	ldr	r3, [r2, #8]
    7062:	60a3      	str	r3, [r4, #8]
    7064:	f7ff ff54 	bl	6f10 <z_spin_unlock_valid>
    7068:	b968      	cbnz	r0, 7086 <z_impl_k_mutex_lock+0xe2>
    706a:	4a45      	ldr	r2, [pc, #276]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    706c:	4948      	ldr	r1, [pc, #288]	; (7190 <z_impl_k_mutex_lock+0x1ec>)
    706e:	4841      	ldr	r0, [pc, #260]	; (7174 <z_impl_k_mutex_lock+0x1d0>)
    7070:	23b9      	movs	r3, #185	; 0xb9
    7072:	f002 f969 	bl	9348 <assert_print>
    7076:	4941      	ldr	r1, [pc, #260]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    7078:	4846      	ldr	r0, [pc, #280]	; (7194 <z_impl_k_mutex_lock+0x1f0>)
    707a:	f002 f965 	bl	9348 <assert_print>
    707e:	4840      	ldr	r0, [pc, #256]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    7080:	21b9      	movs	r1, #185	; 0xb9
    7082:	f002 f95a 	bl	933a <assert_post_action>
    7086:	f388 8811 	msr	BASEPRI, r8
    708a:	f3bf 8f6f 	isb	sy
		return 0;
    708e:	2000      	movs	r0, #0
    7090:	e7dc      	b.n	704c <z_impl_k_mutex_lock+0xa8>
					_current->base.prio :
    7092:	6921      	ldr	r1, [r4, #16]
    7094:	e7e0      	b.n	7058 <z_impl_k_mutex_lock+0xb4>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    7096:	f991 100e 	ldrsb.w	r1, [r1, #14]
    709a:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    709e:	4299      	cmp	r1, r3
    70a0:	bfa8      	it	ge
    70a2:	4619      	movge	r1, r3
    70a4:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    70a8:	4291      	cmp	r1, r2
    70aa:	bfb8      	it	lt
    70ac:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    70ae:	4299      	cmp	r1, r3
    70b0:	da53      	bge.n	715a <z_impl_k_mutex_lock+0x1b6>
		resched = adjust_owner_prio(mutex, new_prio);
    70b2:	f002 fcf3 	bl	9a9c <adjust_owner_prio.isra.0>
    70b6:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    70b8:	e9cd 7600 	strd	r7, r6, [sp]
    70bc:	482f      	ldr	r0, [pc, #188]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    70be:	4622      	mov	r2, r4
    70c0:	4641      	mov	r1, r8
    70c2:	f000 fe67 	bl	7d94 <z_pend_curr>
	if (got_mutex == 0) {
    70c6:	2800      	cmp	r0, #0
    70c8:	d0e1      	beq.n	708e <z_impl_k_mutex_lock+0xea>
	__asm__ volatile(
    70ca:	f04f 0320 	mov.w	r3, #32
    70ce:	f3ef 8611 	mrs	r6, BASEPRI
    70d2:	f383 8812 	msr	BASEPRI_MAX, r3
    70d6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    70da:	4828      	ldr	r0, [pc, #160]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    70dc:	f7ff ff0a 	bl	6ef4 <z_spin_lock_valid>
    70e0:	b968      	cbnz	r0, 70fe <z_impl_k_mutex_lock+0x15a>
    70e2:	4a27      	ldr	r2, [pc, #156]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    70e4:	4927      	ldr	r1, [pc, #156]	; (7184 <z_impl_k_mutex_lock+0x1e0>)
    70e6:	4823      	ldr	r0, [pc, #140]	; (7174 <z_impl_k_mutex_lock+0x1d0>)
    70e8:	238e      	movs	r3, #142	; 0x8e
    70ea:	f002 f92d 	bl	9348 <assert_print>
    70ee:	4923      	ldr	r1, [pc, #140]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    70f0:	4825      	ldr	r0, [pc, #148]	; (7188 <z_impl_k_mutex_lock+0x1e4>)
    70f2:	f002 f929 	bl	9348 <assert_print>
    70f6:	4822      	ldr	r0, [pc, #136]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    70f8:	218e      	movs	r1, #142	; 0x8e
    70fa:	f002 f91e 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    70fe:	481f      	ldr	r0, [pc, #124]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    7100:	f7ff ff16 	bl	6f30 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    7104:	6823      	ldr	r3, [r4, #0]
    7106:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7108:	42a3      	cmp	r3, r4
    710a:	d00a      	beq.n	7122 <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    710c:	b14b      	cbz	r3, 7122 <z_impl_k_mutex_lock+0x17e>
    710e:	f993 300e 	ldrsb.w	r3, [r3, #14]
    7112:	4299      	cmp	r1, r3
    7114:	bfa8      	it	ge
    7116:	4619      	movge	r1, r3
    7118:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    711c:	4299      	cmp	r1, r3
    711e:	bfb8      	it	lt
    7120:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    7122:	68a0      	ldr	r0, [r4, #8]
    7124:	f002 fcba 	bl	9a9c <adjust_owner_prio.isra.0>
    7128:	b9c8      	cbnz	r0, 715e <z_impl_k_mutex_lock+0x1ba>
    712a:	b9c5      	cbnz	r5, 715e <z_impl_k_mutex_lock+0x1ba>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    712c:	4813      	ldr	r0, [pc, #76]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    712e:	f7ff feef 	bl	6f10 <z_spin_unlock_valid>
    7132:	b968      	cbnz	r0, 7150 <z_impl_k_mutex_lock+0x1ac>
    7134:	4a12      	ldr	r2, [pc, #72]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    7136:	4916      	ldr	r1, [pc, #88]	; (7190 <z_impl_k_mutex_lock+0x1ec>)
    7138:	480e      	ldr	r0, [pc, #56]	; (7174 <z_impl_k_mutex_lock+0x1d0>)
    713a:	23b9      	movs	r3, #185	; 0xb9
    713c:	f002 f904 	bl	9348 <assert_print>
    7140:	490e      	ldr	r1, [pc, #56]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    7142:	4814      	ldr	r0, [pc, #80]	; (7194 <z_impl_k_mutex_lock+0x1f0>)
    7144:	f002 f900 	bl	9348 <assert_print>
    7148:	480d      	ldr	r0, [pc, #52]	; (7180 <z_impl_k_mutex_lock+0x1dc>)
    714a:	21b9      	movs	r1, #185	; 0xb9
    714c:	f002 f8f5 	bl	933a <assert_post_action>
	__asm__ volatile(
    7150:	f386 8811 	msr	BASEPRI, r6
    7154:	f3bf 8f6f 	isb	sy
    7158:	e005      	b.n	7166 <z_impl_k_mutex_lock+0x1c2>
	bool resched = false;
    715a:	2500      	movs	r5, #0
    715c:	e7ac      	b.n	70b8 <z_impl_k_mutex_lock+0x114>
		z_reschedule(&lock, key);
    715e:	4807      	ldr	r0, [pc, #28]	; (717c <z_impl_k_mutex_lock+0x1d8>)
    7160:	4631      	mov	r1, r6
    7162:	f000 faeb 	bl	773c <z_reschedule>
	return -EAGAIN;
    7166:	f06f 000a 	mvn.w	r0, #10
    716a:	e76f      	b.n	704c <z_impl_k_mutex_lock+0xa8>
    716c:	0000b6ac 	.word	0x0000b6ac
    7170:	0000b759 	.word	0x0000b759
    7174:	0000a246 	.word	0x0000a246
    7178:	0000b77b 	.word	0x0000b77b
    717c:	20000d18 	.word	0x20000d18
    7180:	0000a390 	.word	0x0000a390
    7184:	0000a3e9 	.word	0x0000a3e9
    7188:	0000a3fe 	.word	0x0000a3fe
    718c:	20000cf0 	.word	0x20000cf0
    7190:	0000a3bd 	.word	0x0000a3bd
    7194:	0000a3d4 	.word	0x0000a3d4

00007198 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    7198:	b538      	push	{r3, r4, r5, lr}
    719a:	4604      	mov	r4, r0
    719c:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    71a0:	b163      	cbz	r3, 71bc <z_impl_k_mutex_unlock+0x24>
    71a2:	4950      	ldr	r1, [pc, #320]	; (72e4 <z_impl_k_mutex_unlock+0x14c>)
    71a4:	4a50      	ldr	r2, [pc, #320]	; (72e8 <z_impl_k_mutex_unlock+0x150>)
    71a6:	4851      	ldr	r0, [pc, #324]	; (72ec <z_impl_k_mutex_unlock+0x154>)
    71a8:	23c7      	movs	r3, #199	; 0xc7
    71aa:	f002 f8cd 	bl	9348 <assert_print>
    71ae:	4850      	ldr	r0, [pc, #320]	; (72f0 <z_impl_k_mutex_unlock+0x158>)
    71b0:	f002 f8ca 	bl	9348 <assert_print>
    71b4:	484c      	ldr	r0, [pc, #304]	; (72e8 <z_impl_k_mutex_unlock+0x150>)
    71b6:	21c7      	movs	r1, #199	; 0xc7
    71b8:	f002 f8bf 	bl	933a <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    71bc:	68a3      	ldr	r3, [r4, #8]
    71be:	2b00      	cmp	r3, #0
    71c0:	f000 8089 	beq.w	72d6 <z_impl_k_mutex_unlock+0x13e>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    71c4:	4d4b      	ldr	r5, [pc, #300]	; (72f4 <z_impl_k_mutex_unlock+0x15c>)
    71c6:	68aa      	ldr	r2, [r5, #8]
    71c8:	4293      	cmp	r3, r2
    71ca:	f040 8087 	bne.w	72dc <z_impl_k_mutex_unlock+0x144>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    71ce:	68e3      	ldr	r3, [r4, #12]
    71d0:	b94b      	cbnz	r3, 71e6 <z_impl_k_mutex_unlock+0x4e>
    71d2:	4949      	ldr	r1, [pc, #292]	; (72f8 <z_impl_k_mutex_unlock+0x160>)
    71d4:	4845      	ldr	r0, [pc, #276]	; (72ec <z_impl_k_mutex_unlock+0x154>)
    71d6:	4a44      	ldr	r2, [pc, #272]	; (72e8 <z_impl_k_mutex_unlock+0x150>)
    71d8:	23df      	movs	r3, #223	; 0xdf
    71da:	f002 f8b5 	bl	9348 <assert_print>
    71de:	4842      	ldr	r0, [pc, #264]	; (72e8 <z_impl_k_mutex_unlock+0x150>)
    71e0:	21df      	movs	r1, #223	; 0xdf
    71e2:	f002 f8aa 	bl	933a <assert_post_action>
    71e6:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    71ea:	b163      	cbz	r3, 7206 <z_impl_k_mutex_unlock+0x6e>
    71ec:	493d      	ldr	r1, [pc, #244]	; (72e4 <z_impl_k_mutex_unlock+0x14c>)
    71ee:	4a43      	ldr	r2, [pc, #268]	; (72fc <z_impl_k_mutex_unlock+0x164>)
    71f0:	483e      	ldr	r0, [pc, #248]	; (72ec <z_impl_k_mutex_unlock+0x154>)
    71f2:	23fd      	movs	r3, #253	; 0xfd
    71f4:	f002 f8a8 	bl	9348 <assert_print>
    71f8:	4841      	ldr	r0, [pc, #260]	; (7300 <z_impl_k_mutex_unlock+0x168>)
    71fa:	f002 f8a5 	bl	9348 <assert_print>
    71fe:	483f      	ldr	r0, [pc, #252]	; (72fc <z_impl_k_mutex_unlock+0x164>)
    7200:	21fd      	movs	r1, #253	; 0xfd
    7202:	f002 f89a 	bl	933a <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    7206:	68ab      	ldr	r3, [r5, #8]
    7208:	7bdb      	ldrb	r3, [r3, #15]
    720a:	2b01      	cmp	r3, #1
    720c:	d10c      	bne.n	7228 <z_impl_k_mutex_unlock+0x90>
    720e:	493d      	ldr	r1, [pc, #244]	; (7304 <z_impl_k_mutex_unlock+0x16c>)
    7210:	4a3a      	ldr	r2, [pc, #232]	; (72fc <z_impl_k_mutex_unlock+0x164>)
    7212:	4836      	ldr	r0, [pc, #216]	; (72ec <z_impl_k_mutex_unlock+0x154>)
    7214:	23fe      	movs	r3, #254	; 0xfe
    7216:	f002 f897 	bl	9348 <assert_print>
    721a:	4839      	ldr	r0, [pc, #228]	; (7300 <z_impl_k_mutex_unlock+0x168>)
    721c:	f002 f894 	bl	9348 <assert_print>
    7220:	4836      	ldr	r0, [pc, #216]	; (72fc <z_impl_k_mutex_unlock+0x164>)
    7222:	21fe      	movs	r1, #254	; 0xfe
    7224:	f002 f889 	bl	933a <assert_post_action>

	--_current->base.sched_locked;
    7228:	68aa      	ldr	r2, [r5, #8]
    722a:	7bd3      	ldrb	r3, [r2, #15]
    722c:	3b01      	subs	r3, #1
    722e:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    7230:	68e3      	ldr	r3, [r4, #12]
    7232:	2b01      	cmp	r3, #1
    7234:	d905      	bls.n	7242 <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    7236:	3b01      	subs	r3, #1
    7238:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    723a:	f000 fb8b 	bl	7954 <k_sched_unlock>

	return 0;
    723e:	2000      	movs	r0, #0
}
    7240:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    7242:	f04f 0320 	mov.w	r3, #32
    7246:	f3ef 8511 	mrs	r5, BASEPRI
    724a:	f383 8812 	msr	BASEPRI_MAX, r3
    724e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7252:	482d      	ldr	r0, [pc, #180]	; (7308 <z_impl_k_mutex_unlock+0x170>)
    7254:	f7ff fe4e 	bl	6ef4 <z_spin_lock_valid>
    7258:	b968      	cbnz	r0, 7276 <z_impl_k_mutex_unlock+0xde>
    725a:	4a2c      	ldr	r2, [pc, #176]	; (730c <z_impl_k_mutex_unlock+0x174>)
    725c:	492c      	ldr	r1, [pc, #176]	; (7310 <z_impl_k_mutex_unlock+0x178>)
    725e:	4823      	ldr	r0, [pc, #140]	; (72ec <z_impl_k_mutex_unlock+0x154>)
    7260:	238e      	movs	r3, #142	; 0x8e
    7262:	f002 f871 	bl	9348 <assert_print>
    7266:	4928      	ldr	r1, [pc, #160]	; (7308 <z_impl_k_mutex_unlock+0x170>)
    7268:	482a      	ldr	r0, [pc, #168]	; (7314 <z_impl_k_mutex_unlock+0x17c>)
    726a:	f002 f86d 	bl	9348 <assert_print>
    726e:	4827      	ldr	r0, [pc, #156]	; (730c <z_impl_k_mutex_unlock+0x174>)
    7270:	218e      	movs	r1, #142	; 0x8e
    7272:	f002 f862 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    7276:	4824      	ldr	r0, [pc, #144]	; (7308 <z_impl_k_mutex_unlock+0x170>)
    7278:	f7ff fe5a 	bl	6f30 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    727c:	6921      	ldr	r1, [r4, #16]
    727e:	68a0      	ldr	r0, [r4, #8]
    7280:	f002 fc0c 	bl	9a9c <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    7284:	4620      	mov	r0, r4
    7286:	f000 ff31 	bl	80ec <z_unpend_first_thread>
	mutex->owner = new_owner;
    728a:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    728c:	b158      	cbz	r0, 72a6 <z_impl_k_mutex_unlock+0x10e>
		mutex->owner_orig_prio = new_owner->base.prio;
    728e:	f990 200e 	ldrsb.w	r2, [r0, #14]
    7292:	6122      	str	r2, [r4, #16]
    7294:	2200      	movs	r2, #0
    7296:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    7298:	f000 fa08 	bl	76ac <z_ready_thread>
		z_reschedule(&lock, key);
    729c:	481a      	ldr	r0, [pc, #104]	; (7308 <z_impl_k_mutex_unlock+0x170>)
    729e:	4629      	mov	r1, r5
    72a0:	f000 fa4c 	bl	773c <z_reschedule>
    72a4:	e7c9      	b.n	723a <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    72a6:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    72a8:	4817      	ldr	r0, [pc, #92]	; (7308 <z_impl_k_mutex_unlock+0x170>)
    72aa:	f7ff fe31 	bl	6f10 <z_spin_unlock_valid>
    72ae:	b968      	cbnz	r0, 72cc <z_impl_k_mutex_unlock+0x134>
    72b0:	4a16      	ldr	r2, [pc, #88]	; (730c <z_impl_k_mutex_unlock+0x174>)
    72b2:	4919      	ldr	r1, [pc, #100]	; (7318 <z_impl_k_mutex_unlock+0x180>)
    72b4:	480d      	ldr	r0, [pc, #52]	; (72ec <z_impl_k_mutex_unlock+0x154>)
    72b6:	23b9      	movs	r3, #185	; 0xb9
    72b8:	f002 f846 	bl	9348 <assert_print>
    72bc:	4912      	ldr	r1, [pc, #72]	; (7308 <z_impl_k_mutex_unlock+0x170>)
    72be:	4817      	ldr	r0, [pc, #92]	; (731c <z_impl_k_mutex_unlock+0x184>)
    72c0:	f002 f842 	bl	9348 <assert_print>
    72c4:	4811      	ldr	r0, [pc, #68]	; (730c <z_impl_k_mutex_unlock+0x174>)
    72c6:	21b9      	movs	r1, #185	; 0xb9
    72c8:	f002 f837 	bl	933a <assert_post_action>
	__asm__ volatile(
    72cc:	f385 8811 	msr	BASEPRI, r5
    72d0:	f3bf 8f6f 	isb	sy
    72d4:	e7b1      	b.n	723a <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    72d6:	f06f 0015 	mvn.w	r0, #21
    72da:	e7b1      	b.n	7240 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    72dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    72e0:	e7ae      	b.n	7240 <z_impl_k_mutex_unlock+0xa8>
    72e2:	bf00      	nop
    72e4:	0000b6ac 	.word	0x0000b6ac
    72e8:	0000b759 	.word	0x0000b759
    72ec:	0000a246 	.word	0x0000a246
    72f0:	0000b77b 	.word	0x0000b77b
    72f4:	20000cf0 	.word	0x20000cf0
    72f8:	0000b7a0 	.word	0x0000b7a0
    72fc:	0000b7b7 	.word	0x0000b7b7
    7300:	0000b7e2 	.word	0x0000b7e2
    7304:	0000b7e5 	.word	0x0000b7e5
    7308:	20000d18 	.word	0x20000d18
    730c:	0000a390 	.word	0x0000a390
    7310:	0000a3e9 	.word	0x0000a3e9
    7314:	0000a3fe 	.word	0x0000a3fe
    7318:	0000a3bd 	.word	0x0000a3bd
    731c:	0000a3d4 	.word	0x0000a3d4

00007320 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    7320:	b538      	push	{r3, r4, r5, lr}
    7322:	4604      	mov	r4, r0
	__asm__ volatile(
    7324:	f04f 0320 	mov.w	r3, #32
    7328:	f3ef 8511 	mrs	r5, BASEPRI
    732c:	f383 8812 	msr	BASEPRI_MAX, r3
    7330:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7334:	4814      	ldr	r0, [pc, #80]	; (7388 <z_impl_k_sem_give+0x68>)
    7336:	f7ff fddd 	bl	6ef4 <z_spin_lock_valid>
    733a:	b968      	cbnz	r0, 7358 <z_impl_k_sem_give+0x38>
    733c:	4a13      	ldr	r2, [pc, #76]	; (738c <z_impl_k_sem_give+0x6c>)
    733e:	4914      	ldr	r1, [pc, #80]	; (7390 <z_impl_k_sem_give+0x70>)
    7340:	4814      	ldr	r0, [pc, #80]	; (7394 <z_impl_k_sem_give+0x74>)
    7342:	238e      	movs	r3, #142	; 0x8e
    7344:	f002 f800 	bl	9348 <assert_print>
    7348:	490f      	ldr	r1, [pc, #60]	; (7388 <z_impl_k_sem_give+0x68>)
    734a:	4813      	ldr	r0, [pc, #76]	; (7398 <z_impl_k_sem_give+0x78>)
    734c:	f001 fffc 	bl	9348 <assert_print>
    7350:	480e      	ldr	r0, [pc, #56]	; (738c <z_impl_k_sem_give+0x6c>)
    7352:	218e      	movs	r1, #142	; 0x8e
    7354:	f001 fff1 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    7358:	480b      	ldr	r0, [pc, #44]	; (7388 <z_impl_k_sem_give+0x68>)
    735a:	f7ff fde9 	bl	6f30 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    735e:	4620      	mov	r0, r4
    7360:	f000 fec4 	bl	80ec <z_unpend_first_thread>

	if (thread != NULL) {
    7364:	b148      	cbz	r0, 737a <z_impl_k_sem_give+0x5a>
    7366:	2200      	movs	r2, #0
    7368:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    736a:	f000 f99f 	bl	76ac <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    736e:	4629      	mov	r1, r5
    7370:	4805      	ldr	r0, [pc, #20]	; (7388 <z_impl_k_sem_give+0x68>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    7372:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    7376:	f000 b9e1 	b.w	773c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    737a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    737e:	429a      	cmp	r2, r3
    7380:	bf18      	it	ne
    7382:	3301      	addne	r3, #1
    7384:	60a3      	str	r3, [r4, #8]
}
    7386:	e7f2      	b.n	736e <z_impl_k_sem_give+0x4e>
    7388:	20000d1c 	.word	0x20000d1c
    738c:	0000a390 	.word	0x0000a390
    7390:	0000a3e9 	.word	0x0000a3e9
    7394:	0000a246 	.word	0x0000a246
    7398:	0000a3fe 	.word	0x0000a3fe

0000739c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    739c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    739e:	4604      	mov	r4, r0
    73a0:	4617      	mov	r7, r2
    73a2:	461d      	mov	r5, r3
    73a4:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    73a8:	b17b      	cbz	r3, 73ca <z_impl_k_sem_take+0x2e>
    73aa:	ea52 0305 	orrs.w	r3, r2, r5
    73ae:	d00c      	beq.n	73ca <z_impl_k_sem_take+0x2e>
    73b0:	4935      	ldr	r1, [pc, #212]	; (7488 <z_impl_k_sem_take+0xec>)
    73b2:	4a36      	ldr	r2, [pc, #216]	; (748c <z_impl_k_sem_take+0xf0>)
    73b4:	4836      	ldr	r0, [pc, #216]	; (7490 <z_impl_k_sem_take+0xf4>)
    73b6:	2379      	movs	r3, #121	; 0x79
    73b8:	f001 ffc6 	bl	9348 <assert_print>
    73bc:	4835      	ldr	r0, [pc, #212]	; (7494 <z_impl_k_sem_take+0xf8>)
    73be:	f001 ffc3 	bl	9348 <assert_print>
    73c2:	4832      	ldr	r0, [pc, #200]	; (748c <z_impl_k_sem_take+0xf0>)
    73c4:	2179      	movs	r1, #121	; 0x79
    73c6:	f001 ffb8 	bl	933a <assert_post_action>
    73ca:	f04f 0320 	mov.w	r3, #32
    73ce:	f3ef 8611 	mrs	r6, BASEPRI
    73d2:	f383 8812 	msr	BASEPRI_MAX, r3
    73d6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    73da:	482f      	ldr	r0, [pc, #188]	; (7498 <z_impl_k_sem_take+0xfc>)
    73dc:	f7ff fd8a 	bl	6ef4 <z_spin_lock_valid>
    73e0:	b968      	cbnz	r0, 73fe <z_impl_k_sem_take+0x62>
    73e2:	4a2e      	ldr	r2, [pc, #184]	; (749c <z_impl_k_sem_take+0x100>)
    73e4:	492e      	ldr	r1, [pc, #184]	; (74a0 <z_impl_k_sem_take+0x104>)
    73e6:	482a      	ldr	r0, [pc, #168]	; (7490 <z_impl_k_sem_take+0xf4>)
    73e8:	238e      	movs	r3, #142	; 0x8e
    73ea:	f001 ffad 	bl	9348 <assert_print>
    73ee:	492a      	ldr	r1, [pc, #168]	; (7498 <z_impl_k_sem_take+0xfc>)
    73f0:	482c      	ldr	r0, [pc, #176]	; (74a4 <z_impl_k_sem_take+0x108>)
    73f2:	f001 ffa9 	bl	9348 <assert_print>
    73f6:	4829      	ldr	r0, [pc, #164]	; (749c <z_impl_k_sem_take+0x100>)
    73f8:	218e      	movs	r1, #142	; 0x8e
    73fa:	f001 ff9e 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    73fe:	4826      	ldr	r0, [pc, #152]	; (7498 <z_impl_k_sem_take+0xfc>)
    7400:	f7ff fd96 	bl	6f30 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    7404:	68a3      	ldr	r3, [r4, #8]
    7406:	b1d3      	cbz	r3, 743e <z_impl_k_sem_take+0xa2>
		sem->count--;
    7408:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    740a:	4823      	ldr	r0, [pc, #140]	; (7498 <z_impl_k_sem_take+0xfc>)
    740c:	60a3      	str	r3, [r4, #8]
    740e:	f7ff fd7f 	bl	6f10 <z_spin_unlock_valid>
    7412:	b968      	cbnz	r0, 7430 <z_impl_k_sem_take+0x94>
    7414:	4a21      	ldr	r2, [pc, #132]	; (749c <z_impl_k_sem_take+0x100>)
    7416:	4924      	ldr	r1, [pc, #144]	; (74a8 <z_impl_k_sem_take+0x10c>)
    7418:	481d      	ldr	r0, [pc, #116]	; (7490 <z_impl_k_sem_take+0xf4>)
    741a:	23b9      	movs	r3, #185	; 0xb9
    741c:	f001 ff94 	bl	9348 <assert_print>
    7420:	491d      	ldr	r1, [pc, #116]	; (7498 <z_impl_k_sem_take+0xfc>)
    7422:	4822      	ldr	r0, [pc, #136]	; (74ac <z_impl_k_sem_take+0x110>)
    7424:	f001 ff90 	bl	9348 <assert_print>
    7428:	481c      	ldr	r0, [pc, #112]	; (749c <z_impl_k_sem_take+0x100>)
    742a:	21b9      	movs	r1, #185	; 0xb9
    742c:	f001 ff85 	bl	933a <assert_post_action>
	__asm__ volatile(
    7430:	f386 8811 	msr	BASEPRI, r6
    7434:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    7438:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    743a:	b003      	add	sp, #12
    743c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    743e:	ea57 0305 	orrs.w	r3, r7, r5
    7442:	d118      	bne.n	7476 <z_impl_k_sem_take+0xda>
    7444:	4814      	ldr	r0, [pc, #80]	; (7498 <z_impl_k_sem_take+0xfc>)
    7446:	f7ff fd63 	bl	6f10 <z_spin_unlock_valid>
    744a:	b968      	cbnz	r0, 7468 <z_impl_k_sem_take+0xcc>
    744c:	4a13      	ldr	r2, [pc, #76]	; (749c <z_impl_k_sem_take+0x100>)
    744e:	4916      	ldr	r1, [pc, #88]	; (74a8 <z_impl_k_sem_take+0x10c>)
    7450:	480f      	ldr	r0, [pc, #60]	; (7490 <z_impl_k_sem_take+0xf4>)
    7452:	23b9      	movs	r3, #185	; 0xb9
    7454:	f001 ff78 	bl	9348 <assert_print>
    7458:	490f      	ldr	r1, [pc, #60]	; (7498 <z_impl_k_sem_take+0xfc>)
    745a:	4814      	ldr	r0, [pc, #80]	; (74ac <z_impl_k_sem_take+0x110>)
    745c:	f001 ff74 	bl	9348 <assert_print>
    7460:	480e      	ldr	r0, [pc, #56]	; (749c <z_impl_k_sem_take+0x100>)
    7462:	21b9      	movs	r1, #185	; 0xb9
    7464:	f001 ff69 	bl	933a <assert_post_action>
    7468:	f386 8811 	msr	BASEPRI, r6
    746c:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    7470:	f06f 000f 	mvn.w	r0, #15
    7474:	e7e1      	b.n	743a <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    7476:	e9cd 7500 	strd	r7, r5, [sp]
    747a:	4622      	mov	r2, r4
    747c:	4631      	mov	r1, r6
    747e:	4806      	ldr	r0, [pc, #24]	; (7498 <z_impl_k_sem_take+0xfc>)
    7480:	f000 fc88 	bl	7d94 <z_pend_curr>
	return ret;
    7484:	e7d9      	b.n	743a <z_impl_k_sem_take+0x9e>
    7486:	bf00      	nop
    7488:	0000b836 	.word	0x0000b836
    748c:	0000b816 	.word	0x0000b816
    7490:	0000a246 	.word	0x0000a246
    7494:	0000b7e2 	.word	0x0000b7e2
    7498:	20000d1c 	.word	0x20000d1c
    749c:	0000a390 	.word	0x0000a390
    74a0:	0000a3e9 	.word	0x0000a3e9
    74a4:	0000a3fe 	.word	0x0000a3fe
    74a8:	0000a3bd 	.word	0x0000a3bd
    74ac:	0000a3d4 	.word	0x0000a3d4

000074b0 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
    74b0:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
    74b2:	4d07      	ldr	r5, [pc, #28]	; (74d0 <z_reset_time_slice+0x20>)
    74b4:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
    74b6:	b154      	cbz	r4, 74ce <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    74b8:	f7fe f9bc 	bl	5834 <sys_clock_elapsed>
    74bc:	4b05      	ldr	r3, [pc, #20]	; (74d4 <z_reset_time_slice+0x24>)
    74be:	4404      	add	r4, r0
    74c0:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    74c2:	6828      	ldr	r0, [r5, #0]
    74c4:	2100      	movs	r1, #0
	}
}
    74c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
    74ca:	f001 ba6b 	b.w	89a4 <z_set_timeout_expiry>
}
    74ce:	bd38      	pop	{r3, r4, r5, pc}
    74d0:	20000d28 	.word	0x20000d28
    74d4:	20000cf0 	.word	0x20000cf0

000074d8 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
    74d8:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    74da:	4d16      	ldr	r5, [pc, #88]	; (7534 <update_cache+0x5c>)
    74dc:	462b      	mov	r3, r5
    74de:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    74e2:	429c      	cmp	r4, r3
    74e4:	d000      	beq.n	74e8 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    74e6:	b904      	cbnz	r4, 74ea <update_cache+0x12>
    74e8:	68ec      	ldr	r4, [r5, #12]
	__ASSERT(_current != NULL, "");
    74ea:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    74ec:	b120      	cbz	r0, 74f8 <update_cache+0x20>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
    74ee:	68ab      	ldr	r3, [r5, #8]
    74f0:	42a3      	cmp	r3, r4
    74f2:	d11b      	bne.n	752c <update_cache+0x54>
			z_reset_time_slice(thread);
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
    74f4:	4623      	mov	r3, r4
    74f6:	e017      	b.n	7528 <update_cache+0x50>
	__ASSERT(_current != NULL, "");
    74f8:	b963      	cbnz	r3, 7514 <update_cache+0x3c>
    74fa:	490f      	ldr	r1, [pc, #60]	; (7538 <update_cache+0x60>)
    74fc:	4a0f      	ldr	r2, [pc, #60]	; (753c <update_cache+0x64>)
    74fe:	4810      	ldr	r0, [pc, #64]	; (7540 <update_cache+0x68>)
    7500:	2389      	movs	r3, #137	; 0x89
    7502:	f001 ff21 	bl	9348 <assert_print>
    7506:	480f      	ldr	r0, [pc, #60]	; (7544 <update_cache+0x6c>)
    7508:	f001 ff1e 	bl	9348 <assert_print>
    750c:	480b      	ldr	r0, [pc, #44]	; (753c <update_cache+0x64>)
    750e:	2189      	movs	r1, #137	; 0x89
    7510:	f001 ff13 	bl	933a <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    7514:	68ab      	ldr	r3, [r5, #8]
    7516:	7b5a      	ldrb	r2, [r3, #13]
    7518:	06d2      	lsls	r2, r2, #27
    751a:	d1e8      	bne.n	74ee <update_cache+0x16>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    751c:	69a2      	ldr	r2, [r4, #24]
    751e:	2a00      	cmp	r2, #0
    7520:	d1e5      	bne.n	74ee <update_cache+0x16>
	if (is_preempt(_current) || is_metairq(thread)) {
    7522:	89da      	ldrh	r2, [r3, #14]
    7524:	2a7f      	cmp	r2, #127	; 0x7f
    7526:	d9e2      	bls.n	74ee <update_cache+0x16>
		_kernel.ready_q.cache = thread;
    7528:	61eb      	str	r3, [r5, #28]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
    752a:	bd38      	pop	{r3, r4, r5, pc}
			z_reset_time_slice(thread);
    752c:	4620      	mov	r0, r4
    752e:	f7ff ffbf 	bl	74b0 <z_reset_time_slice>
    7532:	e7df      	b.n	74f4 <update_cache+0x1c>
    7534:	20000cf0 	.word	0x20000cf0
    7538:	0000b8a6 	.word	0x0000b8a6
    753c:	0000b884 	.word	0x0000b884
    7540:	0000a246 	.word	0x0000a246
    7544:	0000b7e2 	.word	0x0000b7e2

00007548 <ready_thread>:
#endif
	return false;
}

static void ready_thread(struct k_thread *thread)
{
    7548:	b570      	push	{r4, r5, r6, lr}
#endif

	/* If thread is queued already, do not try and added it to the
	 * run queue again
	 */
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    754a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    754e:	7b43      	ldrb	r3, [r0, #13]
    7550:	2a00      	cmp	r2, #0
{
    7552:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    7554:	db38      	blt.n	75c8 <ready_thread+0x80>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    7556:	06da      	lsls	r2, r3, #27
    7558:	d136      	bne.n	75c8 <ready_thread+0x80>
	return node->next != NULL;
    755a:	6985      	ldr	r5, [r0, #24]
    755c:	2d00      	cmp	r5, #0
    755e:	d133      	bne.n	75c8 <ready_thread+0x80>
	thread->base.thread_state |= _THREAD_QUEUED;
    7560:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7564:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7566:	4b19      	ldr	r3, [pc, #100]	; (75cc <ready_thread+0x84>)
    7568:	4298      	cmp	r0, r3
    756a:	d109      	bne.n	7580 <ready_thread+0x38>
    756c:	4918      	ldr	r1, [pc, #96]	; (75d0 <ready_thread+0x88>)
    756e:	4819      	ldr	r0, [pc, #100]	; (75d4 <ready_thread+0x8c>)
    7570:	4a19      	ldr	r2, [pc, #100]	; (75d8 <ready_thread+0x90>)
    7572:	23ba      	movs	r3, #186	; 0xba
    7574:	f001 fee8 	bl	9348 <assert_print>
    7578:	4817      	ldr	r0, [pc, #92]	; (75d8 <ready_thread+0x90>)
    757a:	21ba      	movs	r1, #186	; 0xba
    757c:	f001 fedd 	bl	933a <assert_post_action>
	return list->head == list;
    7580:	4a16      	ldr	r2, [pc, #88]	; (75dc <ready_thread+0x94>)
    7582:	4613      	mov	r3, r2
    7584:	f853 1f20 	ldr.w	r1, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7588:	4299      	cmp	r1, r3
    758a:	bf18      	it	ne
    758c:	460d      	movne	r5, r1
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    758e:	6a51      	ldr	r1, [r2, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7590:	b925      	cbnz	r5, 759c <ready_thread+0x54>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
    7592:	e9c4 3100 	strd	r3, r1, [r4]

	tail->next = node;
    7596:	600c      	str	r4, [r1, #0]
	list->tail = node;
    7598:	6254      	str	r4, [r2, #36]	; 0x24
}
    759a:	e00c      	b.n	75b6 <ready_thread+0x6e>
	int32_t b1 = thread_1->base.prio;
    759c:	f994 000e 	ldrsb.w	r0, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    75a0:	f995 600e 	ldrsb.w	r6, [r5, #14]
	if (b1 != b2) {
    75a4:	42b0      	cmp	r0, r6
    75a6:	d00b      	beq.n	75c0 <ready_thread+0x78>
		if (z_sched_prio_cmp(thread, t) > 0) {
    75a8:	4286      	cmp	r6, r0
    75aa:	dd09      	ble.n	75c0 <ready_thread+0x78>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    75ac:	686b      	ldr	r3, [r5, #4]

	node->prev = prev;
	node->next = successor;
    75ae:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    75b2:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    75b4:	606c      	str	r4, [r5, #4]
		update_cache(0);
#if defined(CONFIG_SMP) &&  defined(CONFIG_SCHED_IPI_SUPPORTED)
		arch_sched_ipi();
#endif
	}
}
    75b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    75ba:	2000      	movs	r0, #0
    75bc:	f7ff bf8c 	b.w	74d8 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    75c0:	428d      	cmp	r5, r1
    75c2:	d0e6      	beq.n	7592 <ready_thread+0x4a>
    75c4:	682d      	ldr	r5, [r5, #0]
    75c6:	e7e3      	b.n	7590 <ready_thread+0x48>
}
    75c8:	bd70      	pop	{r4, r5, r6, pc}
    75ca:	bf00      	nop
    75cc:	200004e0 	.word	0x200004e0
    75d0:	0000b8cd 	.word	0x0000b8cd
    75d4:	0000a246 	.word	0x0000a246
    75d8:	0000b884 	.word	0x0000b884
    75dc:	20000cf0 	.word	0x20000cf0

000075e0 <k_sched_time_slice_set>:
{
    75e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    75e2:	4604      	mov	r4, r0
    75e4:	460d      	mov	r5, r1
	__asm__ volatile(
    75e6:	f04f 0320 	mov.w	r3, #32
    75ea:	f3ef 8711 	mrs	r7, BASEPRI
    75ee:	f383 8812 	msr	BASEPRI_MAX, r3
    75f2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    75f6:	4823      	ldr	r0, [pc, #140]	; (7684 <k_sched_time_slice_set+0xa4>)
    75f8:	f7ff fc7c 	bl	6ef4 <z_spin_lock_valid>
    75fc:	b968      	cbnz	r0, 761a <k_sched_time_slice_set+0x3a>
    75fe:	4a22      	ldr	r2, [pc, #136]	; (7688 <k_sched_time_slice_set+0xa8>)
    7600:	4922      	ldr	r1, [pc, #136]	; (768c <k_sched_time_slice_set+0xac>)
    7602:	4823      	ldr	r0, [pc, #140]	; (7690 <k_sched_time_slice_set+0xb0>)
    7604:	238e      	movs	r3, #142	; 0x8e
    7606:	f001 fe9f 	bl	9348 <assert_print>
    760a:	491e      	ldr	r1, [pc, #120]	; (7684 <k_sched_time_slice_set+0xa4>)
    760c:	4821      	ldr	r0, [pc, #132]	; (7694 <k_sched_time_slice_set+0xb4>)
    760e:	f001 fe9b 	bl	9348 <assert_print>
    7612:	481d      	ldr	r0, [pc, #116]	; (7688 <k_sched_time_slice_set+0xa8>)
    7614:	218e      	movs	r1, #142	; 0x8e
    7616:	f001 fe90 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    761a:	481a      	ldr	r0, [pc, #104]	; (7684 <k_sched_time_slice_set+0xa4>)
			return (uint32_t)((t * to_hz + off) / from_hz);
    761c:	2600      	movs	r6, #0
    761e:	f7ff fc87 	bl	6f30 <z_spin_lock_set_owner>
    7622:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    7626:	f240 30e7 	movw	r0, #999	; 0x3e7
    762a:	4631      	mov	r1, r6
    762c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    7630:	2300      	movs	r3, #0
    7632:	fbe4 010c 	umlal	r0, r1, r4, ip
    7636:	f7f9 f981 	bl	93c <__aeabi_uldivmod>
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    763a:	42b4      	cmp	r4, r6
    763c:	dd02      	ble.n	7644 <k_sched_time_slice_set+0x64>
			slice_ticks = MAX(2, slice_ticks);
    763e:	2802      	cmp	r0, #2
    7640:	bfb8      	it	lt
    7642:	2002      	movlt	r0, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    7644:	4a14      	ldr	r2, [pc, #80]	; (7698 <k_sched_time_slice_set+0xb8>)
		_current_cpu->slice_ticks = 0;
    7646:	4b15      	ldr	r3, [pc, #84]	; (769c <k_sched_time_slice_set+0xbc>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    7648:	6010      	str	r0, [r2, #0]
		slice_max_prio = prio;
    764a:	4a15      	ldr	r2, [pc, #84]	; (76a0 <k_sched_time_slice_set+0xc0>)
		z_reset_time_slice(_current);
    764c:	6898      	ldr	r0, [r3, #8]
		_current_cpu->slice_ticks = 0;
    764e:	611e      	str	r6, [r3, #16]
		slice_max_prio = prio;
    7650:	6015      	str	r5, [r2, #0]
		z_reset_time_slice(_current);
    7652:	f7ff ff2d 	bl	74b0 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7656:	480b      	ldr	r0, [pc, #44]	; (7684 <k_sched_time_slice_set+0xa4>)
    7658:	f7ff fc5a 	bl	6f10 <z_spin_unlock_valid>
    765c:	b968      	cbnz	r0, 767a <k_sched_time_slice_set+0x9a>
    765e:	4a0a      	ldr	r2, [pc, #40]	; (7688 <k_sched_time_slice_set+0xa8>)
    7660:	4910      	ldr	r1, [pc, #64]	; (76a4 <k_sched_time_slice_set+0xc4>)
    7662:	480b      	ldr	r0, [pc, #44]	; (7690 <k_sched_time_slice_set+0xb0>)
    7664:	23b9      	movs	r3, #185	; 0xb9
    7666:	f001 fe6f 	bl	9348 <assert_print>
    766a:	4906      	ldr	r1, [pc, #24]	; (7684 <k_sched_time_slice_set+0xa4>)
    766c:	480e      	ldr	r0, [pc, #56]	; (76a8 <k_sched_time_slice_set+0xc8>)
    766e:	f001 fe6b 	bl	9348 <assert_print>
    7672:	4805      	ldr	r0, [pc, #20]	; (7688 <k_sched_time_slice_set+0xa8>)
    7674:	21b9      	movs	r1, #185	; 0xb9
    7676:	f001 fe60 	bl	933a <assert_post_action>
	__asm__ volatile(
    767a:	f387 8811 	msr	BASEPRI, r7
    767e:	f3bf 8f6f 	isb	sy
}
    7682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7684:	20000d2c 	.word	0x20000d2c
    7688:	0000a390 	.word	0x0000a390
    768c:	0000a3e9 	.word	0x0000a3e9
    7690:	0000a246 	.word	0x0000a246
    7694:	0000a3fe 	.word	0x0000a3fe
    7698:	20000d28 	.word	0x20000d28
    769c:	20000cf0 	.word	0x20000cf0
    76a0:	20000d24 	.word	0x20000d24
    76a4:	0000a3bd 	.word	0x0000a3bd
    76a8:	0000a3d4 	.word	0x0000a3d4

000076ac <z_ready_thread>:

void z_ready_thread(struct k_thread *thread)
{
    76ac:	b538      	push	{r3, r4, r5, lr}
    76ae:	4604      	mov	r4, r0
	__asm__ volatile(
    76b0:	f04f 0320 	mov.w	r3, #32
    76b4:	f3ef 8511 	mrs	r5, BASEPRI
    76b8:	f383 8812 	msr	BASEPRI_MAX, r3
    76bc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    76c0:	4817      	ldr	r0, [pc, #92]	; (7720 <z_ready_thread+0x74>)
    76c2:	f7ff fc17 	bl	6ef4 <z_spin_lock_valid>
    76c6:	b968      	cbnz	r0, 76e4 <z_ready_thread+0x38>
    76c8:	4a16      	ldr	r2, [pc, #88]	; (7724 <z_ready_thread+0x78>)
    76ca:	4917      	ldr	r1, [pc, #92]	; (7728 <z_ready_thread+0x7c>)
    76cc:	4817      	ldr	r0, [pc, #92]	; (772c <z_ready_thread+0x80>)
    76ce:	238e      	movs	r3, #142	; 0x8e
    76d0:	f001 fe3a 	bl	9348 <assert_print>
    76d4:	4912      	ldr	r1, [pc, #72]	; (7720 <z_ready_thread+0x74>)
    76d6:	4816      	ldr	r0, [pc, #88]	; (7730 <z_ready_thread+0x84>)
    76d8:	f001 fe36 	bl	9348 <assert_print>
    76dc:	4811      	ldr	r0, [pc, #68]	; (7724 <z_ready_thread+0x78>)
    76de:	218e      	movs	r1, #142	; 0x8e
    76e0:	f001 fe2b 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    76e4:	480e      	ldr	r0, [pc, #56]	; (7720 <z_ready_thread+0x74>)
    76e6:	f7ff fc23 	bl	6f30 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		if (!thread_active_elsewhere(thread)) {
			ready_thread(thread);
    76ea:	4620      	mov	r0, r4
    76ec:	f7ff ff2c 	bl	7548 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    76f0:	480b      	ldr	r0, [pc, #44]	; (7720 <z_ready_thread+0x74>)
    76f2:	f7ff fc0d 	bl	6f10 <z_spin_unlock_valid>
    76f6:	b968      	cbnz	r0, 7714 <z_ready_thread+0x68>
    76f8:	4a0a      	ldr	r2, [pc, #40]	; (7724 <z_ready_thread+0x78>)
    76fa:	490e      	ldr	r1, [pc, #56]	; (7734 <z_ready_thread+0x88>)
    76fc:	480b      	ldr	r0, [pc, #44]	; (772c <z_ready_thread+0x80>)
    76fe:	23b9      	movs	r3, #185	; 0xb9
    7700:	f001 fe22 	bl	9348 <assert_print>
    7704:	4906      	ldr	r1, [pc, #24]	; (7720 <z_ready_thread+0x74>)
    7706:	480c      	ldr	r0, [pc, #48]	; (7738 <z_ready_thread+0x8c>)
    7708:	f001 fe1e 	bl	9348 <assert_print>
    770c:	4805      	ldr	r0, [pc, #20]	; (7724 <z_ready_thread+0x78>)
    770e:	21b9      	movs	r1, #185	; 0xb9
    7710:	f001 fe13 	bl	933a <assert_post_action>
	__asm__ volatile(
    7714:	f385 8811 	msr	BASEPRI, r5
    7718:	f3bf 8f6f 	isb	sy
		}
	}
}
    771c:	bd38      	pop	{r3, r4, r5, pc}
    771e:	bf00      	nop
    7720:	20000d2c 	.word	0x20000d2c
    7724:	0000a390 	.word	0x0000a390
    7728:	0000a3e9 	.word	0x0000a3e9
    772c:	0000a246 	.word	0x0000a246
    7730:	0000a3fe 	.word	0x0000a3fe
    7734:	0000a3bd 	.word	0x0000a3bd
    7738:	0000a3d4 	.word	0x0000a3d4

0000773c <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    773c:	b538      	push	{r3, r4, r5, lr}
    773e:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    7740:	460d      	mov	r5, r1
    7742:	b9e9      	cbnz	r1, 7780 <z_reschedule+0x44>
    7744:	f3ef 8305 	mrs	r3, IPSR
    7748:	b9d3      	cbnz	r3, 7780 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    774a:	4b19      	ldr	r3, [pc, #100]	; (77b0 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    774c:	69da      	ldr	r2, [r3, #28]
    774e:	689b      	ldr	r3, [r3, #8]
    7750:	429a      	cmp	r2, r3
    7752:	d015      	beq.n	7780 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7754:	f7ff fbdc 	bl	6f10 <z_spin_unlock_valid>
    7758:	b968      	cbnz	r0, 7776 <z_reschedule+0x3a>
    775a:	4a16      	ldr	r2, [pc, #88]	; (77b4 <z_reschedule+0x78>)
    775c:	4916      	ldr	r1, [pc, #88]	; (77b8 <z_reschedule+0x7c>)
    775e:	4817      	ldr	r0, [pc, #92]	; (77bc <z_reschedule+0x80>)
    7760:	23d0      	movs	r3, #208	; 0xd0
    7762:	f001 fdf1 	bl	9348 <assert_print>
    7766:	4816      	ldr	r0, [pc, #88]	; (77c0 <z_reschedule+0x84>)
    7768:	4621      	mov	r1, r4
    776a:	f001 fded 	bl	9348 <assert_print>
    776e:	4811      	ldr	r0, [pc, #68]	; (77b4 <z_reschedule+0x78>)
    7770:	21d0      	movs	r1, #208	; 0xd0
    7772:	f001 fde2 	bl	933a <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    7776:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    777a:	2000      	movs	r0, #0
    777c:	f7fc ba16 	b.w	3bac <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7780:	4620      	mov	r0, r4
    7782:	f7ff fbc5 	bl	6f10 <z_spin_unlock_valid>
    7786:	b968      	cbnz	r0, 77a4 <z_reschedule+0x68>
    7788:	4a0a      	ldr	r2, [pc, #40]	; (77b4 <z_reschedule+0x78>)
    778a:	490b      	ldr	r1, [pc, #44]	; (77b8 <z_reschedule+0x7c>)
    778c:	480b      	ldr	r0, [pc, #44]	; (77bc <z_reschedule+0x80>)
    778e:	23b9      	movs	r3, #185	; 0xb9
    7790:	f001 fdda 	bl	9348 <assert_print>
    7794:	480a      	ldr	r0, [pc, #40]	; (77c0 <z_reschedule+0x84>)
    7796:	4621      	mov	r1, r4
    7798:	f001 fdd6 	bl	9348 <assert_print>
    779c:	4805      	ldr	r0, [pc, #20]	; (77b4 <z_reschedule+0x78>)
    779e:	21b9      	movs	r1, #185	; 0xb9
    77a0:	f001 fdcb 	bl	933a <assert_post_action>
    77a4:	f385 8811 	msr	BASEPRI, r5
    77a8:	f3bf 8f6f 	isb	sy
    77ac:	bd38      	pop	{r3, r4, r5, pc}
    77ae:	bf00      	nop
    77b0:	20000cf0 	.word	0x20000cf0
    77b4:	0000a390 	.word	0x0000a390
    77b8:	0000a3bd 	.word	0x0000a3bd
    77bc:	0000a246 	.word	0x0000a246
    77c0:	0000a3d4 	.word	0x0000a3d4

000077c4 <z_sched_start>:
{
    77c4:	b538      	push	{r3, r4, r5, lr}
    77c6:	4604      	mov	r4, r0
	__asm__ volatile(
    77c8:	f04f 0320 	mov.w	r3, #32
    77cc:	f3ef 8511 	mrs	r5, BASEPRI
    77d0:	f383 8812 	msr	BASEPRI_MAX, r3
    77d4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    77d8:	481d      	ldr	r0, [pc, #116]	; (7850 <z_sched_start+0x8c>)
    77da:	f7ff fb8b 	bl	6ef4 <z_spin_lock_valid>
    77de:	b968      	cbnz	r0, 77fc <z_sched_start+0x38>
    77e0:	4a1c      	ldr	r2, [pc, #112]	; (7854 <z_sched_start+0x90>)
    77e2:	491d      	ldr	r1, [pc, #116]	; (7858 <z_sched_start+0x94>)
    77e4:	481d      	ldr	r0, [pc, #116]	; (785c <z_sched_start+0x98>)
    77e6:	238e      	movs	r3, #142	; 0x8e
    77e8:	f001 fdae 	bl	9348 <assert_print>
    77ec:	4918      	ldr	r1, [pc, #96]	; (7850 <z_sched_start+0x8c>)
    77ee:	481c      	ldr	r0, [pc, #112]	; (7860 <z_sched_start+0x9c>)
    77f0:	f001 fdaa 	bl	9348 <assert_print>
    77f4:	4817      	ldr	r0, [pc, #92]	; (7854 <z_sched_start+0x90>)
    77f6:	218e      	movs	r1, #142	; 0x8e
    77f8:	f001 fd9f 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    77fc:	4814      	ldr	r0, [pc, #80]	; (7850 <z_sched_start+0x8c>)
    77fe:	f7ff fb97 	bl	6f30 <z_spin_lock_set_owner>
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    7802:	7b63      	ldrb	r3, [r4, #13]
	if (z_has_thread_started(thread)) {
    7804:	075a      	lsls	r2, r3, #29
    7806:	d416      	bmi.n	7836 <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7808:	4811      	ldr	r0, [pc, #68]	; (7850 <z_sched_start+0x8c>)
    780a:	f7ff fb81 	bl	6f10 <z_spin_unlock_valid>
    780e:	b968      	cbnz	r0, 782c <z_sched_start+0x68>
    7810:	4a10      	ldr	r2, [pc, #64]	; (7854 <z_sched_start+0x90>)
    7812:	4914      	ldr	r1, [pc, #80]	; (7864 <z_sched_start+0xa0>)
    7814:	4811      	ldr	r0, [pc, #68]	; (785c <z_sched_start+0x98>)
    7816:	23b9      	movs	r3, #185	; 0xb9
    7818:	f001 fd96 	bl	9348 <assert_print>
    781c:	490c      	ldr	r1, [pc, #48]	; (7850 <z_sched_start+0x8c>)
    781e:	4812      	ldr	r0, [pc, #72]	; (7868 <z_sched_start+0xa4>)
    7820:	f001 fd92 	bl	9348 <assert_print>
    7824:	480b      	ldr	r0, [pc, #44]	; (7854 <z_sched_start+0x90>)
    7826:	21b9      	movs	r1, #185	; 0xb9
    7828:	f001 fd87 	bl	933a <assert_post_action>
	__asm__ volatile(
    782c:	f385 8811 	msr	BASEPRI, r5
    7830:	f3bf 8f6f 	isb	sy
}
    7834:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    7836:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    783a:	4620      	mov	r0, r4
    783c:	7363      	strb	r3, [r4, #13]
    783e:	f7ff fe83 	bl	7548 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    7842:	4629      	mov	r1, r5
    7844:	4802      	ldr	r0, [pc, #8]	; (7850 <z_sched_start+0x8c>)
}
    7846:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    784a:	f7ff bf77 	b.w	773c <z_reschedule>
    784e:	bf00      	nop
    7850:	20000d2c 	.word	0x20000d2c
    7854:	0000a390 	.word	0x0000a390
    7858:	0000a3e9 	.word	0x0000a3e9
    785c:	0000a246 	.word	0x0000a246
    7860:	0000a3fe 	.word	0x0000a3fe
    7864:	0000a3bd 	.word	0x0000a3bd
    7868:	0000a3d4 	.word	0x0000a3d4

0000786c <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    786c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    786e:	f04f 0320 	mov.w	r3, #32
    7872:	f3ef 8511 	mrs	r5, BASEPRI
    7876:	f383 8812 	msr	BASEPRI_MAX, r3
    787a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    787e:	4829      	ldr	r0, [pc, #164]	; (7924 <k_sched_lock+0xb8>)
    7880:	f7ff fb38 	bl	6ef4 <z_spin_lock_valid>
    7884:	b968      	cbnz	r0, 78a2 <k_sched_lock+0x36>
    7886:	4a28      	ldr	r2, [pc, #160]	; (7928 <k_sched_lock+0xbc>)
    7888:	4928      	ldr	r1, [pc, #160]	; (792c <k_sched_lock+0xc0>)
    788a:	4829      	ldr	r0, [pc, #164]	; (7930 <k_sched_lock+0xc4>)
    788c:	238e      	movs	r3, #142	; 0x8e
    788e:	f001 fd5b 	bl	9348 <assert_print>
    7892:	4924      	ldr	r1, [pc, #144]	; (7924 <k_sched_lock+0xb8>)
    7894:	4827      	ldr	r0, [pc, #156]	; (7934 <k_sched_lock+0xc8>)
    7896:	f001 fd57 	bl	9348 <assert_print>
    789a:	4823      	ldr	r0, [pc, #140]	; (7928 <k_sched_lock+0xbc>)
    789c:	218e      	movs	r1, #142	; 0x8e
    789e:	f001 fd4c 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    78a2:	4820      	ldr	r0, [pc, #128]	; (7924 <k_sched_lock+0xb8>)
    78a4:	f7ff fb44 	bl	6f30 <z_spin_lock_set_owner>
    78a8:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    78ac:	b163      	cbz	r3, 78c8 <k_sched_lock+0x5c>
    78ae:	4922      	ldr	r1, [pc, #136]	; (7938 <k_sched_lock+0xcc>)
    78b0:	4a22      	ldr	r2, [pc, #136]	; (793c <k_sched_lock+0xd0>)
    78b2:	481f      	ldr	r0, [pc, #124]	; (7930 <k_sched_lock+0xc4>)
    78b4:	23fd      	movs	r3, #253	; 0xfd
    78b6:	f001 fd47 	bl	9348 <assert_print>
    78ba:	4821      	ldr	r0, [pc, #132]	; (7940 <k_sched_lock+0xd4>)
    78bc:	f001 fd44 	bl	9348 <assert_print>
    78c0:	481e      	ldr	r0, [pc, #120]	; (793c <k_sched_lock+0xd0>)
    78c2:	21fd      	movs	r1, #253	; 0xfd
    78c4:	f001 fd39 	bl	933a <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    78c8:	4c1e      	ldr	r4, [pc, #120]	; (7944 <k_sched_lock+0xd8>)
    78ca:	68a3      	ldr	r3, [r4, #8]
    78cc:	7bdb      	ldrb	r3, [r3, #15]
    78ce:	2b01      	cmp	r3, #1
    78d0:	d10c      	bne.n	78ec <k_sched_lock+0x80>
    78d2:	491d      	ldr	r1, [pc, #116]	; (7948 <k_sched_lock+0xdc>)
    78d4:	4a19      	ldr	r2, [pc, #100]	; (793c <k_sched_lock+0xd0>)
    78d6:	4816      	ldr	r0, [pc, #88]	; (7930 <k_sched_lock+0xc4>)
    78d8:	23fe      	movs	r3, #254	; 0xfe
    78da:	f001 fd35 	bl	9348 <assert_print>
    78de:	4818      	ldr	r0, [pc, #96]	; (7940 <k_sched_lock+0xd4>)
    78e0:	f001 fd32 	bl	9348 <assert_print>
    78e4:	4815      	ldr	r0, [pc, #84]	; (793c <k_sched_lock+0xd0>)
    78e6:	21fe      	movs	r1, #254	; 0xfe
    78e8:	f001 fd27 	bl	933a <assert_post_action>
	--_current->base.sched_locked;
    78ec:	68a2      	ldr	r2, [r4, #8]
    78ee:	7bd3      	ldrb	r3, [r2, #15]
    78f0:	3b01      	subs	r3, #1
    78f2:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    78f4:	480b      	ldr	r0, [pc, #44]	; (7924 <k_sched_lock+0xb8>)
    78f6:	f7ff fb0b 	bl	6f10 <z_spin_unlock_valid>
    78fa:	b968      	cbnz	r0, 7918 <k_sched_lock+0xac>
    78fc:	4a0a      	ldr	r2, [pc, #40]	; (7928 <k_sched_lock+0xbc>)
    78fe:	4913      	ldr	r1, [pc, #76]	; (794c <k_sched_lock+0xe0>)
    7900:	480b      	ldr	r0, [pc, #44]	; (7930 <k_sched_lock+0xc4>)
    7902:	23b9      	movs	r3, #185	; 0xb9
    7904:	f001 fd20 	bl	9348 <assert_print>
    7908:	4906      	ldr	r1, [pc, #24]	; (7924 <k_sched_lock+0xb8>)
    790a:	4811      	ldr	r0, [pc, #68]	; (7950 <k_sched_lock+0xe4>)
    790c:	f001 fd1c 	bl	9348 <assert_print>
    7910:	4805      	ldr	r0, [pc, #20]	; (7928 <k_sched_lock+0xbc>)
    7912:	21b9      	movs	r1, #185	; 0xb9
    7914:	f001 fd11 	bl	933a <assert_post_action>
	__asm__ volatile(
    7918:	f385 8811 	msr	BASEPRI, r5
    791c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    7920:	bd38      	pop	{r3, r4, r5, pc}
    7922:	bf00      	nop
    7924:	20000d2c 	.word	0x20000d2c
    7928:	0000a390 	.word	0x0000a390
    792c:	0000a3e9 	.word	0x0000a3e9
    7930:	0000a246 	.word	0x0000a246
    7934:	0000a3fe 	.word	0x0000a3fe
    7938:	0000b6ac 	.word	0x0000b6ac
    793c:	0000b7b7 	.word	0x0000b7b7
    7940:	0000b7e2 	.word	0x0000b7e2
    7944:	20000cf0 	.word	0x20000cf0
    7948:	0000b7e5 	.word	0x0000b7e5
    794c:	0000a3bd 	.word	0x0000a3bd
    7950:	0000a3d4 	.word	0x0000a3d4

00007954 <k_sched_unlock>:

void k_sched_unlock(void)
{
    7954:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    7956:	f04f 0320 	mov.w	r3, #32
    795a:	f3ef 8511 	mrs	r5, BASEPRI
    795e:	f383 8812 	msr	BASEPRI_MAX, r3
    7962:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7966:	482d      	ldr	r0, [pc, #180]	; (7a1c <k_sched_unlock+0xc8>)
    7968:	f7ff fac4 	bl	6ef4 <z_spin_lock_valid>
    796c:	b968      	cbnz	r0, 798a <k_sched_unlock+0x36>
    796e:	4a2c      	ldr	r2, [pc, #176]	; (7a20 <k_sched_unlock+0xcc>)
    7970:	492c      	ldr	r1, [pc, #176]	; (7a24 <k_sched_unlock+0xd0>)
    7972:	482d      	ldr	r0, [pc, #180]	; (7a28 <k_sched_unlock+0xd4>)
    7974:	238e      	movs	r3, #142	; 0x8e
    7976:	f001 fce7 	bl	9348 <assert_print>
    797a:	4928      	ldr	r1, [pc, #160]	; (7a1c <k_sched_unlock+0xc8>)
    797c:	482b      	ldr	r0, [pc, #172]	; (7a2c <k_sched_unlock+0xd8>)
    797e:	f001 fce3 	bl	9348 <assert_print>
    7982:	4827      	ldr	r0, [pc, #156]	; (7a20 <k_sched_unlock+0xcc>)
    7984:	218e      	movs	r1, #142	; 0x8e
    7986:	f001 fcd8 	bl	933a <assert_post_action>
	LOCKED(&sched_spinlock) {
		__ASSERT(_current->base.sched_locked != 0U, "");
    798a:	4c29      	ldr	r4, [pc, #164]	; (7a30 <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    798c:	4823      	ldr	r0, [pc, #140]	; (7a1c <k_sched_unlock+0xc8>)
    798e:	f7ff facf 	bl	6f30 <z_spin_lock_set_owner>
    7992:	68a3      	ldr	r3, [r4, #8]
    7994:	7bdb      	ldrb	r3, [r3, #15]
    7996:	b973      	cbnz	r3, 79b6 <k_sched_unlock+0x62>
    7998:	4926      	ldr	r1, [pc, #152]	; (7a34 <k_sched_unlock+0xe0>)
    799a:	4a27      	ldr	r2, [pc, #156]	; (7a38 <k_sched_unlock+0xe4>)
    799c:	4822      	ldr	r0, [pc, #136]	; (7a28 <k_sched_unlock+0xd4>)
    799e:	f240 33bb 	movw	r3, #955	; 0x3bb
    79a2:	f001 fcd1 	bl	9348 <assert_print>
    79a6:	4825      	ldr	r0, [pc, #148]	; (7a3c <k_sched_unlock+0xe8>)
    79a8:	f001 fcce 	bl	9348 <assert_print>
    79ac:	4822      	ldr	r0, [pc, #136]	; (7a38 <k_sched_unlock+0xe4>)
    79ae:	f240 31bb 	movw	r1, #955	; 0x3bb
    79b2:	f001 fcc2 	bl	933a <assert_post_action>
    79b6:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    79ba:	b173      	cbz	r3, 79da <k_sched_unlock+0x86>
    79bc:	4920      	ldr	r1, [pc, #128]	; (7a40 <k_sched_unlock+0xec>)
    79be:	4a1e      	ldr	r2, [pc, #120]	; (7a38 <k_sched_unlock+0xe4>)
    79c0:	4819      	ldr	r0, [pc, #100]	; (7a28 <k_sched_unlock+0xd4>)
    79c2:	f44f 736f 	mov.w	r3, #956	; 0x3bc
    79c6:	f001 fcbf 	bl	9348 <assert_print>
    79ca:	481c      	ldr	r0, [pc, #112]	; (7a3c <k_sched_unlock+0xe8>)
    79cc:	f001 fcbc 	bl	9348 <assert_print>
    79d0:	4819      	ldr	r0, [pc, #100]	; (7a38 <k_sched_unlock+0xe4>)
    79d2:	f44f 716f 	mov.w	r1, #956	; 0x3bc
    79d6:	f001 fcb0 	bl	933a <assert_post_action>

		++_current->base.sched_locked;
    79da:	68a2      	ldr	r2, [r4, #8]
    79dc:	7bd3      	ldrb	r3, [r2, #15]
    79de:	3301      	adds	r3, #1
		update_cache(0);
    79e0:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    79e2:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    79e4:	f7ff fd78 	bl	74d8 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    79e8:	480c      	ldr	r0, [pc, #48]	; (7a1c <k_sched_unlock+0xc8>)
    79ea:	f7ff fa91 	bl	6f10 <z_spin_unlock_valid>
    79ee:	b968      	cbnz	r0, 7a0c <k_sched_unlock+0xb8>
    79f0:	4a0b      	ldr	r2, [pc, #44]	; (7a20 <k_sched_unlock+0xcc>)
    79f2:	4914      	ldr	r1, [pc, #80]	; (7a44 <k_sched_unlock+0xf0>)
    79f4:	480c      	ldr	r0, [pc, #48]	; (7a28 <k_sched_unlock+0xd4>)
    79f6:	23b9      	movs	r3, #185	; 0xb9
    79f8:	f001 fca6 	bl	9348 <assert_print>
    79fc:	4907      	ldr	r1, [pc, #28]	; (7a1c <k_sched_unlock+0xc8>)
    79fe:	4812      	ldr	r0, [pc, #72]	; (7a48 <k_sched_unlock+0xf4>)
    7a00:	f001 fca2 	bl	9348 <assert_print>
    7a04:	4806      	ldr	r0, [pc, #24]	; (7a20 <k_sched_unlock+0xcc>)
    7a06:	21b9      	movs	r1, #185	; 0xb9
    7a08:	f001 fc97 	bl	933a <assert_post_action>
	__asm__ volatile(
    7a0c:	f385 8811 	msr	BASEPRI, r5
    7a10:	f3bf 8f6f 	isb	sy
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    7a14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    7a18:	f002 b85b 	b.w	9ad2 <z_reschedule_unlocked>
    7a1c:	20000d2c 	.word	0x20000d2c
    7a20:	0000a390 	.word	0x0000a390
    7a24:	0000a3e9 	.word	0x0000a3e9
    7a28:	0000a246 	.word	0x0000a246
    7a2c:	0000a3fe 	.word	0x0000a3fe
    7a30:	20000cf0 	.word	0x20000cf0
    7a34:	0000b8ee 	.word	0x0000b8ee
    7a38:	0000b884 	.word	0x0000b884
    7a3c:	0000b7e2 	.word	0x0000b7e2
    7a40:	0000b6ac 	.word	0x0000b6ac
    7a44:	0000a3bd 	.word	0x0000a3bd
    7a48:	0000a3d4 	.word	0x0000a3d4

00007a4c <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7a4c:	4b0c      	ldr	r3, [pc, #48]	; (7a80 <z_priq_dumb_remove+0x34>)
    7a4e:	4299      	cmp	r1, r3
{
    7a50:	b510      	push	{r4, lr}
    7a52:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7a54:	d10b      	bne.n	7a6e <z_priq_dumb_remove+0x22>
    7a56:	490b      	ldr	r1, [pc, #44]	; (7a84 <z_priq_dumb_remove+0x38>)
    7a58:	480b      	ldr	r0, [pc, #44]	; (7a88 <z_priq_dumb_remove+0x3c>)
    7a5a:	4a0c      	ldr	r2, [pc, #48]	; (7a8c <z_priq_dumb_remove+0x40>)
    7a5c:	f240 433d 	movw	r3, #1085	; 0x43d
    7a60:	f001 fc72 	bl	9348 <assert_print>
    7a64:	4809      	ldr	r0, [pc, #36]	; (7a8c <z_priq_dumb_remove+0x40>)
    7a66:	f240 413d 	movw	r1, #1085	; 0x43d
    7a6a:	f001 fc66 	bl	933a <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    7a6e:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
    7a72:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7a74:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7a76:	2300      	movs	r3, #0
	node->prev = NULL;
    7a78:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    7a7c:	bd10      	pop	{r4, pc}
    7a7e:	bf00      	nop
    7a80:	200004e0 	.word	0x200004e0
    7a84:	0000b8cd 	.word	0x0000b8cd
    7a88:	0000a246 	.word	0x0000a246
    7a8c:	0000b884 	.word	0x0000b884

00007a90 <move_thread_to_end_of_prio_q>:
{
    7a90:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    7a92:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    7a96:	7b43      	ldrb	r3, [r0, #13]
    7a98:	2a00      	cmp	r2, #0
{
    7a9a:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    7a9c:	da06      	bge.n	7aac <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7a9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7aa2:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7aa4:	4601      	mov	r1, r0
    7aa6:	481d      	ldr	r0, [pc, #116]	; (7b1c <move_thread_to_end_of_prio_q+0x8c>)
    7aa8:	f7ff ffd0 	bl	7a4c <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    7aac:	7b63      	ldrb	r3, [r4, #13]
    7aae:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7ab2:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7ab4:	4b1a      	ldr	r3, [pc, #104]	; (7b20 <move_thread_to_end_of_prio_q+0x90>)
    7ab6:	429c      	cmp	r4, r3
    7ab8:	d109      	bne.n	7ace <move_thread_to_end_of_prio_q+0x3e>
    7aba:	491a      	ldr	r1, [pc, #104]	; (7b24 <move_thread_to_end_of_prio_q+0x94>)
    7abc:	481a      	ldr	r0, [pc, #104]	; (7b28 <move_thread_to_end_of_prio_q+0x98>)
    7abe:	4a1b      	ldr	r2, [pc, #108]	; (7b2c <move_thread_to_end_of_prio_q+0x9c>)
    7ac0:	23ba      	movs	r3, #186	; 0xba
    7ac2:	f001 fc41 	bl	9348 <assert_print>
    7ac6:	4819      	ldr	r0, [pc, #100]	; (7b2c <move_thread_to_end_of_prio_q+0x9c>)
    7ac8:	21ba      	movs	r1, #186	; 0xba
    7aca:	f001 fc36 	bl	933a <assert_post_action>
	return list->head == list;
    7ace:	4a18      	ldr	r2, [pc, #96]	; (7b30 <move_thread_to_end_of_prio_q+0xa0>)
    7ad0:	4611      	mov	r1, r2
	return (node == list->tail) ? NULL : node->next;
    7ad2:	6a50      	ldr	r0, [r2, #36]	; 0x24
	return list->head == list;
    7ad4:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7ad8:	428b      	cmp	r3, r1
    7ada:	bf08      	it	eq
    7adc:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7ade:	b923      	cbnz	r3, 7aea <move_thread_to_end_of_prio_q+0x5a>
	node->prev = tail;
    7ae0:	e9c4 1000 	strd	r1, r0, [r4]
	tail->next = node;
    7ae4:	6004      	str	r4, [r0, #0]
	list->tail = node;
    7ae6:	6254      	str	r4, [r2, #36]	; 0x24
}
    7ae8:	e00c      	b.n	7b04 <move_thread_to_end_of_prio_q+0x74>
	int32_t b1 = thread_1->base.prio;
    7aea:	f994 500e 	ldrsb.w	r5, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7aee:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
    7af2:	42b5      	cmp	r5, r6
    7af4:	d00e      	beq.n	7b14 <move_thread_to_end_of_prio_q+0x84>
		if (z_sched_prio_cmp(thread, t) > 0) {
    7af6:	42ae      	cmp	r6, r5
    7af8:	dd0c      	ble.n	7b14 <move_thread_to_end_of_prio_q+0x84>
	sys_dnode_t *const prev = successor->prev;
    7afa:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    7afc:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    7b00:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    7b02:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    7b04:	6890      	ldr	r0, [r2, #8]
    7b06:	1b03      	subs	r3, r0, r4
    7b08:	4258      	negs	r0, r3
}
    7b0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    7b0e:	4158      	adcs	r0, r3
    7b10:	f7ff bce2 	b.w	74d8 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    7b14:	4298      	cmp	r0, r3
    7b16:	d0e3      	beq.n	7ae0 <move_thread_to_end_of_prio_q+0x50>
    7b18:	681b      	ldr	r3, [r3, #0]
    7b1a:	e7e0      	b.n	7ade <move_thread_to_end_of_prio_q+0x4e>
    7b1c:	20000d10 	.word	0x20000d10
    7b20:	200004e0 	.word	0x200004e0
    7b24:	0000b8cd 	.word	0x0000b8cd
    7b28:	0000a246 	.word	0x0000a246
    7b2c:	0000b884 	.word	0x0000b884
    7b30:	20000cf0 	.word	0x20000cf0

00007b34 <z_time_slice>:
{
    7b34:	b570      	push	{r4, r5, r6, lr}
    7b36:	4605      	mov	r5, r0
	__asm__ volatile(
    7b38:	f04f 0320 	mov.w	r3, #32
    7b3c:	f3ef 8611 	mrs	r6, BASEPRI
    7b40:	f383 8812 	msr	BASEPRI_MAX, r3
    7b44:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7b48:	482a      	ldr	r0, [pc, #168]	; (7bf4 <z_time_slice+0xc0>)
    7b4a:	f7ff f9d3 	bl	6ef4 <z_spin_lock_valid>
    7b4e:	b968      	cbnz	r0, 7b6c <z_time_slice+0x38>
    7b50:	4a29      	ldr	r2, [pc, #164]	; (7bf8 <z_time_slice+0xc4>)
    7b52:	492a      	ldr	r1, [pc, #168]	; (7bfc <z_time_slice+0xc8>)
    7b54:	482a      	ldr	r0, [pc, #168]	; (7c00 <z_time_slice+0xcc>)
    7b56:	238e      	movs	r3, #142	; 0x8e
    7b58:	f001 fbf6 	bl	9348 <assert_print>
    7b5c:	4925      	ldr	r1, [pc, #148]	; (7bf4 <z_time_slice+0xc0>)
    7b5e:	4829      	ldr	r0, [pc, #164]	; (7c04 <z_time_slice+0xd0>)
    7b60:	f001 fbf2 	bl	9348 <assert_print>
    7b64:	4824      	ldr	r0, [pc, #144]	; (7bf8 <z_time_slice+0xc4>)
    7b66:	218e      	movs	r1, #142	; 0x8e
    7b68:	f001 fbe7 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    7b6c:	4821      	ldr	r0, [pc, #132]	; (7bf4 <z_time_slice+0xc0>)
    7b6e:	f7ff f9df 	bl	6f30 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    7b72:	4b25      	ldr	r3, [pc, #148]	; (7c08 <z_time_slice+0xd4>)
    7b74:	4a25      	ldr	r2, [pc, #148]	; (7c0c <z_time_slice+0xd8>)
    7b76:	689c      	ldr	r4, [r3, #8]
    7b78:	6811      	ldr	r1, [r2, #0]
    7b7a:	428c      	cmp	r4, r1
    7b7c:	d119      	bne.n	7bb2 <z_time_slice+0x7e>
	z_reset_time_slice(curr);
    7b7e:	4620      	mov	r0, r4
    7b80:	f7ff fc96 	bl	74b0 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7b84:	481b      	ldr	r0, [pc, #108]	; (7bf4 <z_time_slice+0xc0>)
    7b86:	f7ff f9c3 	bl	6f10 <z_spin_unlock_valid>
    7b8a:	b968      	cbnz	r0, 7ba8 <z_time_slice+0x74>
    7b8c:	4a1a      	ldr	r2, [pc, #104]	; (7bf8 <z_time_slice+0xc4>)
    7b8e:	4920      	ldr	r1, [pc, #128]	; (7c10 <z_time_slice+0xdc>)
    7b90:	481b      	ldr	r0, [pc, #108]	; (7c00 <z_time_slice+0xcc>)
    7b92:	23b9      	movs	r3, #185	; 0xb9
    7b94:	f001 fbd8 	bl	9348 <assert_print>
    7b98:	4916      	ldr	r1, [pc, #88]	; (7bf4 <z_time_slice+0xc0>)
    7b9a:	481e      	ldr	r0, [pc, #120]	; (7c14 <z_time_slice+0xe0>)
    7b9c:	f001 fbd4 	bl	9348 <assert_print>
    7ba0:	4815      	ldr	r0, [pc, #84]	; (7bf8 <z_time_slice+0xc4>)
    7ba2:	21b9      	movs	r1, #185	; 0xb9
    7ba4:	f001 fbc9 	bl	933a <assert_post_action>
	__asm__ volatile(
    7ba8:	f386 8811 	msr	BASEPRI, r6
    7bac:	f3bf 8f6f 	isb	sy
}
    7bb0:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    7bb2:	2100      	movs	r1, #0
    7bb4:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
    7bb6:	4a18      	ldr	r2, [pc, #96]	; (7c18 <z_time_slice+0xe4>)
	if (slice_time(_current) && sliceable(_current)) {
    7bb8:	6812      	ldr	r2, [r2, #0]
    7bba:	b1c2      	cbz	r2, 7bee <z_time_slice+0xba>
		&& !z_is_idle_thread_object(thread);
    7bbc:	89e2      	ldrh	r2, [r4, #14]
    7bbe:	2a7f      	cmp	r2, #127	; 0x7f
    7bc0:	d815      	bhi.n	7bee <z_time_slice+0xba>
		&& !z_is_thread_prevented_from_running(thread)
    7bc2:	7b62      	ldrb	r2, [r4, #13]
    7bc4:	06d2      	lsls	r2, r2, #27
    7bc6:	d112      	bne.n	7bee <z_time_slice+0xba>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    7bc8:	4a14      	ldr	r2, [pc, #80]	; (7c1c <z_time_slice+0xe8>)
    7bca:	f994 100e 	ldrsb.w	r1, [r4, #14]
    7bce:	6812      	ldr	r2, [r2, #0]
    7bd0:	4291      	cmp	r1, r2
    7bd2:	db0c      	blt.n	7bee <z_time_slice+0xba>
		&& !z_is_idle_thread_object(thread);
    7bd4:	4a12      	ldr	r2, [pc, #72]	; (7c20 <z_time_slice+0xec>)
    7bd6:	4294      	cmp	r4, r2
    7bd8:	d009      	beq.n	7bee <z_time_slice+0xba>
		if (ticks >= _current_cpu->slice_ticks) {
    7bda:	691a      	ldr	r2, [r3, #16]
    7bdc:	42aa      	cmp	r2, r5
    7bde:	dc03      	bgt.n	7be8 <z_time_slice+0xb4>
		move_thread_to_end_of_prio_q(curr);
    7be0:	4620      	mov	r0, r4
    7be2:	f7ff ff55 	bl	7a90 <move_thread_to_end_of_prio_q>
    7be6:	e7ca      	b.n	7b7e <z_time_slice+0x4a>
			_current_cpu->slice_ticks -= ticks;
    7be8:	1b52      	subs	r2, r2, r5
		_current_cpu->slice_ticks = 0;
    7bea:	611a      	str	r2, [r3, #16]
    7bec:	e7ca      	b.n	7b84 <z_time_slice+0x50>
    7bee:	2200      	movs	r2, #0
    7bf0:	e7fb      	b.n	7bea <z_time_slice+0xb6>
    7bf2:	bf00      	nop
    7bf4:	20000d2c 	.word	0x20000d2c
    7bf8:	0000a390 	.word	0x0000a390
    7bfc:	0000a3e9 	.word	0x0000a3e9
    7c00:	0000a246 	.word	0x0000a246
    7c04:	0000a3fe 	.word	0x0000a3fe
    7c08:	20000cf0 	.word	0x20000cf0
    7c0c:	20000d20 	.word	0x20000d20
    7c10:	0000a3bd 	.word	0x0000a3bd
    7c14:	0000a3d4 	.word	0x0000a3d4
    7c18:	20000d28 	.word	0x20000d28
    7c1c:	20000d24 	.word	0x20000d24
    7c20:	200004e0 	.word	0x200004e0

00007c24 <unready_thread>:
{
    7c24:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    7c26:	f990 200d 	ldrsb.w	r2, [r0, #13]
    7c2a:	7b43      	ldrb	r3, [r0, #13]
    7c2c:	2a00      	cmp	r2, #0
{
    7c2e:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    7c30:	da06      	bge.n	7c40 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7c32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7c36:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7c38:	4601      	mov	r1, r0
    7c3a:	4806      	ldr	r0, [pc, #24]	; (7c54 <unready_thread+0x30>)
    7c3c:	f7ff ff06 	bl	7a4c <z_priq_dumb_remove>
	update_cache(thread == _current);
    7c40:	4b05      	ldr	r3, [pc, #20]	; (7c58 <unready_thread+0x34>)
    7c42:	6898      	ldr	r0, [r3, #8]
    7c44:	1b03      	subs	r3, r0, r4
    7c46:	4258      	negs	r0, r3
}
    7c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    7c4c:	4158      	adcs	r0, r3
    7c4e:	f7ff bc43 	b.w	74d8 <update_cache>
    7c52:	bf00      	nop
    7c54:	20000d10 	.word	0x20000d10
    7c58:	20000cf0 	.word	0x20000cf0

00007c5c <add_to_waitq_locked>:
{
    7c5c:	b538      	push	{r3, r4, r5, lr}
    7c5e:	4604      	mov	r4, r0
    7c60:	460d      	mov	r5, r1
	unready_thread(thread);
    7c62:	f7ff ffdf 	bl	7c24 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    7c66:	7b63      	ldrb	r3, [r4, #13]
    7c68:	f043 0302 	orr.w	r3, r3, #2
    7c6c:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    7c6e:	b34d      	cbz	r5, 7cc4 <add_to_waitq_locked+0x68>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7c70:	4b15      	ldr	r3, [pc, #84]	; (7cc8 <add_to_waitq_locked+0x6c>)
		thread->base.pended_on = wait_q;
    7c72:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7c74:	429c      	cmp	r4, r3
    7c76:	d109      	bne.n	7c8c <add_to_waitq_locked+0x30>
    7c78:	4914      	ldr	r1, [pc, #80]	; (7ccc <add_to_waitq_locked+0x70>)
    7c7a:	4815      	ldr	r0, [pc, #84]	; (7cd0 <add_to_waitq_locked+0x74>)
    7c7c:	4a15      	ldr	r2, [pc, #84]	; (7cd4 <add_to_waitq_locked+0x78>)
    7c7e:	23ba      	movs	r3, #186	; 0xba
    7c80:	f001 fb62 	bl	9348 <assert_print>
    7c84:	4813      	ldr	r0, [pc, #76]	; (7cd4 <add_to_waitq_locked+0x78>)
    7c86:	21ba      	movs	r1, #186	; 0xba
    7c88:	f001 fb57 	bl	933a <assert_post_action>
	return list->head == list;
    7c8c:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7c8e:	429d      	cmp	r5, r3
    7c90:	d109      	bne.n	7ca6 <add_to_waitq_locked+0x4a>
	sys_dnode_t *const tail = list->tail;
    7c92:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    7c94:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    7c98:	601c      	str	r4, [r3, #0]
	list->tail = node;
    7c9a:	606c      	str	r4, [r5, #4]
}
    7c9c:	e012      	b.n	7cc4 <add_to_waitq_locked+0x68>
	return (node == list->tail) ? NULL : node->next;
    7c9e:	686a      	ldr	r2, [r5, #4]
    7ca0:	4293      	cmp	r3, r2
    7ca2:	d0f6      	beq.n	7c92 <add_to_waitq_locked+0x36>
    7ca4:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7ca6:	2b00      	cmp	r3, #0
    7ca8:	d0f3      	beq.n	7c92 <add_to_waitq_locked+0x36>
	int32_t b1 = thread_1->base.prio;
    7caa:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7cae:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    7cb2:	428a      	cmp	r2, r1
    7cb4:	d0f3      	beq.n	7c9e <add_to_waitq_locked+0x42>
		if (z_sched_prio_cmp(thread, t) > 0) {
    7cb6:	4291      	cmp	r1, r2
    7cb8:	ddf1      	ble.n	7c9e <add_to_waitq_locked+0x42>
	sys_dnode_t *const prev = successor->prev;
    7cba:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7cbc:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    7cc0:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    7cc2:	605c      	str	r4, [r3, #4]
}
    7cc4:	bd38      	pop	{r3, r4, r5, pc}
    7cc6:	bf00      	nop
    7cc8:	200004e0 	.word	0x200004e0
    7ccc:	0000b8cd 	.word	0x0000b8cd
    7cd0:	0000a246 	.word	0x0000a246
    7cd4:	0000b884 	.word	0x0000b884

00007cd8 <pend>:
{
    7cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7cdc:	4604      	mov	r4, r0
    7cde:	4688      	mov	r8, r1
    7ce0:	4616      	mov	r6, r2
    7ce2:	461d      	mov	r5, r3
	__asm__ volatile(
    7ce4:	f04f 0320 	mov.w	r3, #32
    7ce8:	f3ef 8711 	mrs	r7, BASEPRI
    7cec:	f383 8812 	msr	BASEPRI_MAX, r3
    7cf0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7cf4:	481f      	ldr	r0, [pc, #124]	; (7d74 <pend+0x9c>)
    7cf6:	f7ff f8fd 	bl	6ef4 <z_spin_lock_valid>
    7cfa:	b968      	cbnz	r0, 7d18 <pend+0x40>
    7cfc:	4a1e      	ldr	r2, [pc, #120]	; (7d78 <pend+0xa0>)
    7cfe:	491f      	ldr	r1, [pc, #124]	; (7d7c <pend+0xa4>)
    7d00:	481f      	ldr	r0, [pc, #124]	; (7d80 <pend+0xa8>)
    7d02:	238e      	movs	r3, #142	; 0x8e
    7d04:	f001 fb20 	bl	9348 <assert_print>
    7d08:	491a      	ldr	r1, [pc, #104]	; (7d74 <pend+0x9c>)
    7d0a:	481e      	ldr	r0, [pc, #120]	; (7d84 <pend+0xac>)
    7d0c:	f001 fb1c 	bl	9348 <assert_print>
    7d10:	4819      	ldr	r0, [pc, #100]	; (7d78 <pend+0xa0>)
    7d12:	218e      	movs	r1, #142	; 0x8e
    7d14:	f001 fb11 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    7d18:	4816      	ldr	r0, [pc, #88]	; (7d74 <pend+0x9c>)
    7d1a:	f7ff f909 	bl	6f30 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    7d1e:	4620      	mov	r0, r4
    7d20:	4641      	mov	r1, r8
    7d22:	f7ff ff9b 	bl	7c5c <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7d26:	4813      	ldr	r0, [pc, #76]	; (7d74 <pend+0x9c>)
    7d28:	f7ff f8f2 	bl	6f10 <z_spin_unlock_valid>
    7d2c:	b968      	cbnz	r0, 7d4a <pend+0x72>
    7d2e:	4a12      	ldr	r2, [pc, #72]	; (7d78 <pend+0xa0>)
    7d30:	4915      	ldr	r1, [pc, #84]	; (7d88 <pend+0xb0>)
    7d32:	4813      	ldr	r0, [pc, #76]	; (7d80 <pend+0xa8>)
    7d34:	23b9      	movs	r3, #185	; 0xb9
    7d36:	f001 fb07 	bl	9348 <assert_print>
    7d3a:	490e      	ldr	r1, [pc, #56]	; (7d74 <pend+0x9c>)
    7d3c:	4813      	ldr	r0, [pc, #76]	; (7d8c <pend+0xb4>)
    7d3e:	f001 fb03 	bl	9348 <assert_print>
    7d42:	480d      	ldr	r0, [pc, #52]	; (7d78 <pend+0xa0>)
    7d44:	21b9      	movs	r1, #185	; 0xb9
    7d46:	f001 faf8 	bl	933a <assert_post_action>
	__asm__ volatile(
    7d4a:	f387 8811 	msr	BASEPRI, r7
    7d4e:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7d52:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
    7d56:	bf08      	it	eq
    7d58:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    7d5c:	d008      	beq.n	7d70 <pend+0x98>
    7d5e:	4632      	mov	r2, r6
    7d60:	462b      	mov	r3, r5
    7d62:	f104 0018 	add.w	r0, r4, #24
    7d66:	490a      	ldr	r1, [pc, #40]	; (7d90 <pend+0xb8>)
}
    7d68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    7d6c:	f000 bcba 	b.w	86e4 <z_add_timeout>
    7d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7d74:	20000d2c 	.word	0x20000d2c
    7d78:	0000a390 	.word	0x0000a390
    7d7c:	0000a3e9 	.word	0x0000a3e9
    7d80:	0000a246 	.word	0x0000a246
    7d84:	0000a3fe 	.word	0x0000a3fe
    7d88:	0000a3bd 	.word	0x0000a3bd
    7d8c:	0000a3d4 	.word	0x0000a3d4
    7d90:	00008039 	.word	0x00008039

00007d94 <z_pend_curr>:
{
    7d94:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    7d96:	4b11      	ldr	r3, [pc, #68]	; (7ddc <z_pend_curr+0x48>)
{
    7d98:	4604      	mov	r4, r0
	pending_current = _current;
    7d9a:	6898      	ldr	r0, [r3, #8]
    7d9c:	4b10      	ldr	r3, [pc, #64]	; (7de0 <z_pend_curr+0x4c>)
{
    7d9e:	460d      	mov	r5, r1
	pending_current = _current;
    7da0:	6018      	str	r0, [r3, #0]
{
    7da2:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    7da4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7da8:	f7ff ff96 	bl	7cd8 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7dac:	4620      	mov	r0, r4
    7dae:	f7ff f8af 	bl	6f10 <z_spin_unlock_valid>
    7db2:	b968      	cbnz	r0, 7dd0 <z_pend_curr+0x3c>
    7db4:	4a0b      	ldr	r2, [pc, #44]	; (7de4 <z_pend_curr+0x50>)
    7db6:	490c      	ldr	r1, [pc, #48]	; (7de8 <z_pend_curr+0x54>)
    7db8:	480c      	ldr	r0, [pc, #48]	; (7dec <z_pend_curr+0x58>)
    7dba:	23d0      	movs	r3, #208	; 0xd0
    7dbc:	f001 fac4 	bl	9348 <assert_print>
    7dc0:	480b      	ldr	r0, [pc, #44]	; (7df0 <z_pend_curr+0x5c>)
    7dc2:	4621      	mov	r1, r4
    7dc4:	f001 fac0 	bl	9348 <assert_print>
    7dc8:	4806      	ldr	r0, [pc, #24]	; (7de4 <z_pend_curr+0x50>)
    7dca:	21d0      	movs	r1, #208	; 0xd0
    7dcc:	f001 fab5 	bl	933a <assert_post_action>
    7dd0:	4628      	mov	r0, r5
}
    7dd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    7dd6:	f7fb bee9 	b.w	3bac <arch_swap>
    7dda:	bf00      	nop
    7ddc:	20000cf0 	.word	0x20000cf0
    7de0:	20000d20 	.word	0x20000d20
    7de4:	0000a390 	.word	0x0000a390
    7de8:	0000a3bd 	.word	0x0000a3bd
    7dec:	0000a246 	.word	0x0000a246
    7df0:	0000a3d4 	.word	0x0000a3d4

00007df4 <z_set_prio>:
{
    7df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7df6:	4604      	mov	r4, r0
    7df8:	460e      	mov	r6, r1
	__asm__ volatile(
    7dfa:	f04f 0320 	mov.w	r3, #32
    7dfe:	f3ef 8711 	mrs	r7, BASEPRI
    7e02:	f383 8812 	msr	BASEPRI_MAX, r3
    7e06:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7e0a:	4839      	ldr	r0, [pc, #228]	; (7ef0 <z_set_prio+0xfc>)
    7e0c:	f7ff f872 	bl	6ef4 <z_spin_lock_valid>
    7e10:	b968      	cbnz	r0, 7e2e <z_set_prio+0x3a>
    7e12:	4a38      	ldr	r2, [pc, #224]	; (7ef4 <z_set_prio+0x100>)
    7e14:	4938      	ldr	r1, [pc, #224]	; (7ef8 <z_set_prio+0x104>)
    7e16:	4839      	ldr	r0, [pc, #228]	; (7efc <z_set_prio+0x108>)
    7e18:	238e      	movs	r3, #142	; 0x8e
    7e1a:	f001 fa95 	bl	9348 <assert_print>
    7e1e:	4934      	ldr	r1, [pc, #208]	; (7ef0 <z_set_prio+0xfc>)
    7e20:	4837      	ldr	r0, [pc, #220]	; (7f00 <z_set_prio+0x10c>)
    7e22:	f001 fa91 	bl	9348 <assert_print>
    7e26:	4833      	ldr	r0, [pc, #204]	; (7ef4 <z_set_prio+0x100>)
    7e28:	218e      	movs	r1, #142	; 0x8e
    7e2a:	f001 fa86 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    7e2e:	4830      	ldr	r0, [pc, #192]	; (7ef0 <z_set_prio+0xfc>)
    7e30:	f7ff f87e 	bl	6f30 <z_spin_lock_set_owner>
	uint8_t state = thread->base.thread_state;
    7e34:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    7e36:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
    7e38:	b276      	sxtb	r6, r6
    7e3a:	d128      	bne.n	7e8e <z_set_prio+0x9a>
	return node->next != NULL;
    7e3c:	69a5      	ldr	r5, [r4, #24]
    7e3e:	bb35      	cbnz	r5, 7e8e <z_set_prio+0x9a>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7e44:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7e46:	482f      	ldr	r0, [pc, #188]	; (7f04 <z_set_prio+0x110>)
    7e48:	4621      	mov	r1, r4
    7e4a:	f7ff fdff 	bl	7a4c <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    7e4e:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    7e50:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    7e52:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7e56:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7e58:	4b2b      	ldr	r3, [pc, #172]	; (7f08 <z_set_prio+0x114>)
    7e5a:	429c      	cmp	r4, r3
    7e5c:	d109      	bne.n	7e72 <z_set_prio+0x7e>
    7e5e:	492b      	ldr	r1, [pc, #172]	; (7f0c <z_set_prio+0x118>)
    7e60:	4826      	ldr	r0, [pc, #152]	; (7efc <z_set_prio+0x108>)
    7e62:	4a2b      	ldr	r2, [pc, #172]	; (7f10 <z_set_prio+0x11c>)
    7e64:	23ba      	movs	r3, #186	; 0xba
    7e66:	f001 fa6f 	bl	9348 <assert_print>
    7e6a:	4829      	ldr	r0, [pc, #164]	; (7f10 <z_set_prio+0x11c>)
    7e6c:	21ba      	movs	r1, #186	; 0xba
    7e6e:	f001 fa64 	bl	933a <assert_post_action>
	return list->head == list;
    7e72:	4a28      	ldr	r2, [pc, #160]	; (7f14 <z_set_prio+0x120>)
    7e74:	4613      	mov	r3, r2
    7e76:	f853 1f20 	ldr.w	r1, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7e7a:	4299      	cmp	r1, r3
    7e7c:	bf18      	it	ne
    7e7e:	460d      	movne	r5, r1
	return (node == list->tail) ? NULL : node->next;
    7e80:	6a51      	ldr	r1, [r2, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7e82:	b9f5      	cbnz	r5, 7ec2 <z_set_prio+0xce>
	node->prev = tail;
    7e84:	e9c4 3100 	strd	r3, r1, [r4]
	tail->next = node;
    7e88:	600c      	str	r4, [r1, #0]
	list->tail = node;
    7e8a:	6254      	str	r4, [r2, #36]	; 0x24
}
    7e8c:	e026      	b.n	7edc <z_set_prio+0xe8>
			thread->base.prio = prio;
    7e8e:	73a6      	strb	r6, [r4, #14]
    7e90:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7e92:	4817      	ldr	r0, [pc, #92]	; (7ef0 <z_set_prio+0xfc>)
    7e94:	f7ff f83c 	bl	6f10 <z_spin_unlock_valid>
    7e98:	b968      	cbnz	r0, 7eb6 <z_set_prio+0xc2>
    7e9a:	4a16      	ldr	r2, [pc, #88]	; (7ef4 <z_set_prio+0x100>)
    7e9c:	491e      	ldr	r1, [pc, #120]	; (7f18 <z_set_prio+0x124>)
    7e9e:	4817      	ldr	r0, [pc, #92]	; (7efc <z_set_prio+0x108>)
    7ea0:	23b9      	movs	r3, #185	; 0xb9
    7ea2:	f001 fa51 	bl	9348 <assert_print>
    7ea6:	4912      	ldr	r1, [pc, #72]	; (7ef0 <z_set_prio+0xfc>)
    7ea8:	481c      	ldr	r0, [pc, #112]	; (7f1c <z_set_prio+0x128>)
    7eaa:	f001 fa4d 	bl	9348 <assert_print>
    7eae:	4811      	ldr	r0, [pc, #68]	; (7ef4 <z_set_prio+0x100>)
    7eb0:	21b9      	movs	r1, #185	; 0xb9
    7eb2:	f001 fa42 	bl	933a <assert_post_action>
	__asm__ volatile(
    7eb6:	f387 8811 	msr	BASEPRI, r7
    7eba:	f3bf 8f6f 	isb	sy
}
    7ebe:	4620      	mov	r0, r4
    7ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	int32_t b1 = thread_1->base.prio;
    7ec2:	f994 000e 	ldrsb.w	r0, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7ec6:	f995 600e 	ldrsb.w	r6, [r5, #14]
	if (b1 != b2) {
    7eca:	42b0      	cmp	r0, r6
    7ecc:	d00b      	beq.n	7ee6 <z_set_prio+0xf2>
		if (z_sched_prio_cmp(thread, t) > 0) {
    7ece:	4286      	cmp	r6, r0
    7ed0:	dd09      	ble.n	7ee6 <z_set_prio+0xf2>
	sys_dnode_t *const prev = successor->prev;
    7ed2:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
    7ed4:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
    7ed8:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    7eda:	606c      	str	r4, [r5, #4]
			update_cache(1);
    7edc:	2001      	movs	r0, #1
    7ede:	f7ff fafb 	bl	74d8 <update_cache>
    7ee2:	2401      	movs	r4, #1
    7ee4:	e7d5      	b.n	7e92 <z_set_prio+0x9e>
	return (node == list->tail) ? NULL : node->next;
    7ee6:	42a9      	cmp	r1, r5
    7ee8:	d0cc      	beq.n	7e84 <z_set_prio+0x90>
    7eea:	682d      	ldr	r5, [r5, #0]
    7eec:	e7c9      	b.n	7e82 <z_set_prio+0x8e>
    7eee:	bf00      	nop
    7ef0:	20000d2c 	.word	0x20000d2c
    7ef4:	0000a390 	.word	0x0000a390
    7ef8:	0000a3e9 	.word	0x0000a3e9
    7efc:	0000a246 	.word	0x0000a246
    7f00:	0000a3fe 	.word	0x0000a3fe
    7f04:	20000d10 	.word	0x20000d10
    7f08:	200004e0 	.word	0x200004e0
    7f0c:	0000b8cd 	.word	0x0000b8cd
    7f10:	0000b884 	.word	0x0000b884
    7f14:	20000cf0 	.word	0x20000cf0
    7f18:	0000a3bd 	.word	0x0000a3bd
    7f1c:	0000a3d4 	.word	0x0000a3d4

00007f20 <z_impl_k_thread_suspend>:
{
    7f20:	b570      	push	{r4, r5, r6, lr}
    7f22:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    7f24:	3018      	adds	r0, #24
    7f26:	f000 fca7 	bl	8878 <z_abort_timeout>
	__asm__ volatile(
    7f2a:	f04f 0320 	mov.w	r3, #32
    7f2e:	f3ef 8611 	mrs	r6, BASEPRI
    7f32:	f383 8812 	msr	BASEPRI_MAX, r3
    7f36:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7f3a:	4825      	ldr	r0, [pc, #148]	; (7fd0 <z_impl_k_thread_suspend+0xb0>)
    7f3c:	f7fe ffda 	bl	6ef4 <z_spin_lock_valid>
    7f40:	b968      	cbnz	r0, 7f5e <z_impl_k_thread_suspend+0x3e>
    7f42:	4a24      	ldr	r2, [pc, #144]	; (7fd4 <z_impl_k_thread_suspend+0xb4>)
    7f44:	4924      	ldr	r1, [pc, #144]	; (7fd8 <z_impl_k_thread_suspend+0xb8>)
    7f46:	4825      	ldr	r0, [pc, #148]	; (7fdc <z_impl_k_thread_suspend+0xbc>)
    7f48:	238e      	movs	r3, #142	; 0x8e
    7f4a:	f001 f9fd 	bl	9348 <assert_print>
    7f4e:	4920      	ldr	r1, [pc, #128]	; (7fd0 <z_impl_k_thread_suspend+0xb0>)
    7f50:	4823      	ldr	r0, [pc, #140]	; (7fe0 <z_impl_k_thread_suspend+0xc0>)
    7f52:	f001 f9f9 	bl	9348 <assert_print>
    7f56:	481f      	ldr	r0, [pc, #124]	; (7fd4 <z_impl_k_thread_suspend+0xb4>)
    7f58:	218e      	movs	r1, #142	; 0x8e
    7f5a:	f001 f9ee 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    7f5e:	481c      	ldr	r0, [pc, #112]	; (7fd0 <z_impl_k_thread_suspend+0xb0>)
    7f60:	f7fe ffe6 	bl	6f30 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    7f64:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
    7f68:	7b63      	ldrb	r3, [r4, #13]
    7f6a:	2a00      	cmp	r2, #0
    7f6c:	da06      	bge.n	7f7c <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7f6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    7f72:	481c      	ldr	r0, [pc, #112]	; (7fe4 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7f74:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7f76:	4621      	mov	r1, r4
    7f78:	f7ff fd68 	bl	7a4c <z_priq_dumb_remove>
		update_cache(thread == _current);
    7f7c:	4d1a      	ldr	r5, [pc, #104]	; (7fe8 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    7f7e:	7b63      	ldrb	r3, [r4, #13]
    7f80:	68a8      	ldr	r0, [r5, #8]
    7f82:	f043 0310 	orr.w	r3, r3, #16
    7f86:	7363      	strb	r3, [r4, #13]
    7f88:	1b03      	subs	r3, r0, r4
    7f8a:	4258      	negs	r0, r3
    7f8c:	4158      	adcs	r0, r3
    7f8e:	f7ff faa3 	bl	74d8 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7f92:	480f      	ldr	r0, [pc, #60]	; (7fd0 <z_impl_k_thread_suspend+0xb0>)
    7f94:	f7fe ffbc 	bl	6f10 <z_spin_unlock_valid>
    7f98:	b968      	cbnz	r0, 7fb6 <z_impl_k_thread_suspend+0x96>
    7f9a:	4a0e      	ldr	r2, [pc, #56]	; (7fd4 <z_impl_k_thread_suspend+0xb4>)
    7f9c:	4913      	ldr	r1, [pc, #76]	; (7fec <z_impl_k_thread_suspend+0xcc>)
    7f9e:	480f      	ldr	r0, [pc, #60]	; (7fdc <z_impl_k_thread_suspend+0xbc>)
    7fa0:	23b9      	movs	r3, #185	; 0xb9
    7fa2:	f001 f9d1 	bl	9348 <assert_print>
    7fa6:	490a      	ldr	r1, [pc, #40]	; (7fd0 <z_impl_k_thread_suspend+0xb0>)
    7fa8:	4811      	ldr	r0, [pc, #68]	; (7ff0 <z_impl_k_thread_suspend+0xd0>)
    7faa:	f001 f9cd 	bl	9348 <assert_print>
    7fae:	4809      	ldr	r0, [pc, #36]	; (7fd4 <z_impl_k_thread_suspend+0xb4>)
    7fb0:	21b9      	movs	r1, #185	; 0xb9
    7fb2:	f001 f9c2 	bl	933a <assert_post_action>
	__asm__ volatile(
    7fb6:	f386 8811 	msr	BASEPRI, r6
    7fba:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    7fbe:	68ab      	ldr	r3, [r5, #8]
    7fc0:	42a3      	cmp	r3, r4
    7fc2:	d103      	bne.n	7fcc <z_impl_k_thread_suspend+0xac>
}
    7fc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    7fc8:	f001 bd83 	b.w	9ad2 <z_reschedule_unlocked>
}
    7fcc:	bd70      	pop	{r4, r5, r6, pc}
    7fce:	bf00      	nop
    7fd0:	20000d2c 	.word	0x20000d2c
    7fd4:	0000a390 	.word	0x0000a390
    7fd8:	0000a3e9 	.word	0x0000a3e9
    7fdc:	0000a246 	.word	0x0000a246
    7fe0:	0000a3fe 	.word	0x0000a3fe
    7fe4:	20000d10 	.word	0x20000d10
    7fe8:	20000cf0 	.word	0x20000cf0
    7fec:	0000a3bd 	.word	0x0000a3bd
    7ff0:	0000a3d4 	.word	0x0000a3d4

00007ff4 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    7ff4:	6883      	ldr	r3, [r0, #8]
{
    7ff6:	b510      	push	{r4, lr}
    7ff8:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    7ffa:	b95b      	cbnz	r3, 8014 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x14>
    7ffc:	490b      	ldr	r1, [pc, #44]	; (802c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x2c>)
    7ffe:	480c      	ldr	r0, [pc, #48]	; (8030 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x30>)
    8000:	4a0c      	ldr	r2, [pc, #48]	; (8034 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x34>)
    8002:	f240 23b9 	movw	r3, #697	; 0x2b9
    8006:	f001 f99f 	bl	9348 <assert_print>
    800a:	480a      	ldr	r0, [pc, #40]	; (8034 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x34>)
    800c:	f240 21b9 	movw	r1, #697	; 0x2b9
    8010:	f001 f993 	bl	933a <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    8014:	68a0      	ldr	r0, [r4, #8]
    8016:	4621      	mov	r1, r4
    8018:	f7ff fd18 	bl	7a4c <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    801c:	7b63      	ldrb	r3, [r4, #13]
    801e:	f023 0302 	bic.w	r3, r3, #2
    8022:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    8024:	2300      	movs	r3, #0
    8026:	60a3      	str	r3, [r4, #8]
}
    8028:	bd10      	pop	{r4, pc}
    802a:	bf00      	nop
    802c:	0000b91f 	.word	0x0000b91f
    8030:	0000a246 	.word	0x0000a246
    8034:	0000b884 	.word	0x0000b884

00008038 <z_thread_timeout>:
{
    8038:	b570      	push	{r4, r5, r6, lr}
    803a:	4604      	mov	r4, r0
	__asm__ volatile(
    803c:	f04f 0320 	mov.w	r3, #32
    8040:	f3ef 8611 	mrs	r6, BASEPRI
    8044:	f383 8812 	msr	BASEPRI_MAX, r3
    8048:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    804c:	4820      	ldr	r0, [pc, #128]	; (80d0 <z_thread_timeout+0x98>)
    804e:	f7fe ff51 	bl	6ef4 <z_spin_lock_valid>
    8052:	b968      	cbnz	r0, 8070 <z_thread_timeout+0x38>
    8054:	4a1f      	ldr	r2, [pc, #124]	; (80d4 <z_thread_timeout+0x9c>)
    8056:	4920      	ldr	r1, [pc, #128]	; (80d8 <z_thread_timeout+0xa0>)
    8058:	4820      	ldr	r0, [pc, #128]	; (80dc <z_thread_timeout+0xa4>)
    805a:	238e      	movs	r3, #142	; 0x8e
    805c:	f001 f974 	bl	9348 <assert_print>
    8060:	491b      	ldr	r1, [pc, #108]	; (80d0 <z_thread_timeout+0x98>)
    8062:	481f      	ldr	r0, [pc, #124]	; (80e0 <z_thread_timeout+0xa8>)
    8064:	f001 f970 	bl	9348 <assert_print>
    8068:	481a      	ldr	r0, [pc, #104]	; (80d4 <z_thread_timeout+0x9c>)
    806a:	218e      	movs	r1, #142	; 0x8e
    806c:	f001 f965 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    8070:	4817      	ldr	r0, [pc, #92]	; (80d0 <z_thread_timeout+0x98>)
    8072:	f7fe ff5d 	bl	6f30 <z_spin_lock_set_owner>
		if (!killed) {
    8076:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    807a:	f013 0f28 	tst.w	r3, #40	; 0x28
    807e:	d110      	bne.n	80a2 <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    8080:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    8084:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    8088:	b113      	cbz	r3, 8090 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    808a:	4628      	mov	r0, r5
    808c:	f7ff ffb2 	bl	7ff4 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    8090:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    8094:	f023 0314 	bic.w	r3, r3, #20
    8098:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    809c:	4628      	mov	r0, r5
    809e:	f7ff fa53 	bl	7548 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    80a2:	480b      	ldr	r0, [pc, #44]	; (80d0 <z_thread_timeout+0x98>)
    80a4:	f7fe ff34 	bl	6f10 <z_spin_unlock_valid>
    80a8:	b968      	cbnz	r0, 80c6 <z_thread_timeout+0x8e>
    80aa:	4a0a      	ldr	r2, [pc, #40]	; (80d4 <z_thread_timeout+0x9c>)
    80ac:	490d      	ldr	r1, [pc, #52]	; (80e4 <z_thread_timeout+0xac>)
    80ae:	480b      	ldr	r0, [pc, #44]	; (80dc <z_thread_timeout+0xa4>)
    80b0:	23b9      	movs	r3, #185	; 0xb9
    80b2:	f001 f949 	bl	9348 <assert_print>
    80b6:	4906      	ldr	r1, [pc, #24]	; (80d0 <z_thread_timeout+0x98>)
    80b8:	480b      	ldr	r0, [pc, #44]	; (80e8 <z_thread_timeout+0xb0>)
    80ba:	f001 f945 	bl	9348 <assert_print>
    80be:	4805      	ldr	r0, [pc, #20]	; (80d4 <z_thread_timeout+0x9c>)
    80c0:	21b9      	movs	r1, #185	; 0xb9
    80c2:	f001 f93a 	bl	933a <assert_post_action>
	__asm__ volatile(
    80c6:	f386 8811 	msr	BASEPRI, r6
    80ca:	f3bf 8f6f 	isb	sy
}
    80ce:	bd70      	pop	{r4, r5, r6, pc}
    80d0:	20000d2c 	.word	0x20000d2c
    80d4:	0000a390 	.word	0x0000a390
    80d8:	0000a3e9 	.word	0x0000a3e9
    80dc:	0000a246 	.word	0x0000a246
    80e0:	0000a3fe 	.word	0x0000a3fe
    80e4:	0000a3bd 	.word	0x0000a3bd
    80e8:	0000a3d4 	.word	0x0000a3d4

000080ec <z_unpend_first_thread>:
{
    80ec:	b570      	push	{r4, r5, r6, lr}
    80ee:	4605      	mov	r5, r0
	__asm__ volatile(
    80f0:	f04f 0320 	mov.w	r3, #32
    80f4:	f3ef 8611 	mrs	r6, BASEPRI
    80f8:	f383 8812 	msr	BASEPRI_MAX, r3
    80fc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8100:	481c      	ldr	r0, [pc, #112]	; (8174 <z_unpend_first_thread+0x88>)
    8102:	f7fe fef7 	bl	6ef4 <z_spin_lock_valid>
    8106:	b968      	cbnz	r0, 8124 <z_unpend_first_thread+0x38>
    8108:	4a1b      	ldr	r2, [pc, #108]	; (8178 <z_unpend_first_thread+0x8c>)
    810a:	491c      	ldr	r1, [pc, #112]	; (817c <z_unpend_first_thread+0x90>)
    810c:	481c      	ldr	r0, [pc, #112]	; (8180 <z_unpend_first_thread+0x94>)
    810e:	238e      	movs	r3, #142	; 0x8e
    8110:	f001 f91a 	bl	9348 <assert_print>
    8114:	4917      	ldr	r1, [pc, #92]	; (8174 <z_unpend_first_thread+0x88>)
    8116:	481b      	ldr	r0, [pc, #108]	; (8184 <z_unpend_first_thread+0x98>)
    8118:	f001 f916 	bl	9348 <assert_print>
    811c:	4816      	ldr	r0, [pc, #88]	; (8178 <z_unpend_first_thread+0x8c>)
    811e:	218e      	movs	r1, #142	; 0x8e
    8120:	f001 f90b 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    8124:	4813      	ldr	r0, [pc, #76]	; (8174 <z_unpend_first_thread+0x88>)
    8126:	f7fe ff03 	bl	6f30 <z_spin_lock_set_owner>
	return list->head == list;
    812a:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    812c:	42a5      	cmp	r5, r4
    812e:	d01f      	beq.n	8170 <z_unpend_first_thread+0x84>
		if (thread != NULL) {
    8130:	b134      	cbz	r4, 8140 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    8132:	4620      	mov	r0, r4
    8134:	f7ff ff5e 	bl	7ff4 <unpend_thread_no_timeout>
    8138:	f104 0018 	add.w	r0, r4, #24
    813c:	f000 fb9c 	bl	8878 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8140:	480c      	ldr	r0, [pc, #48]	; (8174 <z_unpend_first_thread+0x88>)
    8142:	f7fe fee5 	bl	6f10 <z_spin_unlock_valid>
    8146:	b968      	cbnz	r0, 8164 <z_unpend_first_thread+0x78>
    8148:	4a0b      	ldr	r2, [pc, #44]	; (8178 <z_unpend_first_thread+0x8c>)
    814a:	490f      	ldr	r1, [pc, #60]	; (8188 <z_unpend_first_thread+0x9c>)
    814c:	480c      	ldr	r0, [pc, #48]	; (8180 <z_unpend_first_thread+0x94>)
    814e:	23b9      	movs	r3, #185	; 0xb9
    8150:	f001 f8fa 	bl	9348 <assert_print>
    8154:	4907      	ldr	r1, [pc, #28]	; (8174 <z_unpend_first_thread+0x88>)
    8156:	480d      	ldr	r0, [pc, #52]	; (818c <z_unpend_first_thread+0xa0>)
    8158:	f001 f8f6 	bl	9348 <assert_print>
    815c:	4806      	ldr	r0, [pc, #24]	; (8178 <z_unpend_first_thread+0x8c>)
    815e:	21b9      	movs	r1, #185	; 0xb9
    8160:	f001 f8eb 	bl	933a <assert_post_action>
	__asm__ volatile(
    8164:	f386 8811 	msr	BASEPRI, r6
    8168:	f3bf 8f6f 	isb	sy
}
    816c:	4620      	mov	r0, r4
    816e:	bd70      	pop	{r4, r5, r6, pc}
    8170:	2400      	movs	r4, #0
    8172:	e7e5      	b.n	8140 <z_unpend_first_thread+0x54>
    8174:	20000d2c 	.word	0x20000d2c
    8178:	0000a390 	.word	0x0000a390
    817c:	0000a3e9 	.word	0x0000a3e9
    8180:	0000a246 	.word	0x0000a246
    8184:	0000a3fe 	.word	0x0000a3fe
    8188:	0000a3bd 	.word	0x0000a3bd
    818c:	0000a3d4 	.word	0x0000a3d4

00008190 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    8190:	4b04      	ldr	r3, [pc, #16]	; (81a4 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    8192:	2100      	movs	r1, #0
    8194:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    8198:	e9c3 2208 	strd	r2, r2, [r3, #32]
    819c:	4608      	mov	r0, r1
    819e:	f7ff ba1f 	b.w	75e0 <k_sched_time_slice_set>
    81a2:	bf00      	nop
    81a4:	20000cf0 	.word	0x20000cf0

000081a8 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    81a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    81aa:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    81ae:	b173      	cbz	r3, 81ce <z_impl_k_yield+0x26>
    81b0:	493f      	ldr	r1, [pc, #252]	; (82b0 <z_impl_k_yield+0x108>)
    81b2:	4a40      	ldr	r2, [pc, #256]	; (82b4 <z_impl_k_yield+0x10c>)
    81b4:	4840      	ldr	r0, [pc, #256]	; (82b8 <z_impl_k_yield+0x110>)
    81b6:	f240 5332 	movw	r3, #1330	; 0x532
    81ba:	f001 f8c5 	bl	9348 <assert_print>
    81be:	483f      	ldr	r0, [pc, #252]	; (82bc <z_impl_k_yield+0x114>)
    81c0:	f001 f8c2 	bl	9348 <assert_print>
    81c4:	483b      	ldr	r0, [pc, #236]	; (82b4 <z_impl_k_yield+0x10c>)
    81c6:	f240 5132 	movw	r1, #1330	; 0x532
    81ca:	f001 f8b6 	bl	933a <assert_post_action>
	__asm__ volatile(
    81ce:	f04f 0320 	mov.w	r3, #32
    81d2:	f3ef 8611 	mrs	r6, BASEPRI
    81d6:	f383 8812 	msr	BASEPRI_MAX, r3
    81da:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    81de:	4838      	ldr	r0, [pc, #224]	; (82c0 <z_impl_k_yield+0x118>)
    81e0:	f7fe fe88 	bl	6ef4 <z_spin_lock_valid>
    81e4:	b968      	cbnz	r0, 8202 <z_impl_k_yield+0x5a>
    81e6:	4a37      	ldr	r2, [pc, #220]	; (82c4 <z_impl_k_yield+0x11c>)
    81e8:	4937      	ldr	r1, [pc, #220]	; (82c8 <z_impl_k_yield+0x120>)
    81ea:	4833      	ldr	r0, [pc, #204]	; (82b8 <z_impl_k_yield+0x110>)
    81ec:	238e      	movs	r3, #142	; 0x8e
    81ee:	f001 f8ab 	bl	9348 <assert_print>
    81f2:	4933      	ldr	r1, [pc, #204]	; (82c0 <z_impl_k_yield+0x118>)
    81f4:	4835      	ldr	r0, [pc, #212]	; (82cc <z_impl_k_yield+0x124>)
    81f6:	f001 f8a7 	bl	9348 <assert_print>
    81fa:	4832      	ldr	r0, [pc, #200]	; (82c4 <z_impl_k_yield+0x11c>)
    81fc:	218e      	movs	r1, #142	; 0x8e
    81fe:	f001 f89c 	bl	933a <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    8202:	4d33      	ldr	r5, [pc, #204]	; (82d0 <z_impl_k_yield+0x128>)
	z_spin_lock_set_owner(l);
    8204:	482e      	ldr	r0, [pc, #184]	; (82c0 <z_impl_k_yield+0x118>)
    8206:	f7fe fe93 	bl	6f30 <z_spin_lock_set_owner>
    820a:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    820c:	7b4b      	ldrb	r3, [r1, #13]
    820e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8212:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    8214:	f105 0020 	add.w	r0, r5, #32
    8218:	f7ff fc18 	bl	7a4c <z_priq_dumb_remove>
	}
	queue_thread(_current);
    821c:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    821e:	7b63      	ldrb	r3, [r4, #13]
    8220:	f063 037f 	orn	r3, r3, #127	; 0x7f
    8224:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    8226:	4b2b      	ldr	r3, [pc, #172]	; (82d4 <z_impl_k_yield+0x12c>)
    8228:	429c      	cmp	r4, r3
    822a:	d109      	bne.n	8240 <z_impl_k_yield+0x98>
    822c:	492a      	ldr	r1, [pc, #168]	; (82d8 <z_impl_k_yield+0x130>)
    822e:	4822      	ldr	r0, [pc, #136]	; (82b8 <z_impl_k_yield+0x110>)
    8230:	4a20      	ldr	r2, [pc, #128]	; (82b4 <z_impl_k_yield+0x10c>)
    8232:	23ba      	movs	r3, #186	; 0xba
    8234:	f001 f888 	bl	9348 <assert_print>
    8238:	481e      	ldr	r0, [pc, #120]	; (82b4 <z_impl_k_yield+0x10c>)
    823a:	21ba      	movs	r1, #186	; 0xba
    823c:	f001 f87d 	bl	933a <assert_post_action>
	return list->head == list;
    8240:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8242:	4926      	ldr	r1, [pc, #152]	; (82dc <z_impl_k_yield+0x134>)
	return (node == list->tail) ? NULL : node->next;
    8244:	6a6a      	ldr	r2, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8246:	428b      	cmp	r3, r1
    8248:	bf08      	it	eq
    824a:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    824c:	b923      	cbnz	r3, 8258 <z_impl_k_yield+0xb0>
	node->prev = tail;
    824e:	e9c4 1200 	strd	r1, r2, [r4]
	tail->next = node;
    8252:	6014      	str	r4, [r2, #0]
	list->tail = node;
    8254:	626c      	str	r4, [r5, #36]	; 0x24
}
    8256:	e00c      	b.n	8272 <z_impl_k_yield+0xca>
	int32_t b1 = thread_1->base.prio;
    8258:	f994 000e 	ldrsb.w	r0, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    825c:	f993 700e 	ldrsb.w	r7, [r3, #14]
	if (b1 != b2) {
    8260:	42b8      	cmp	r0, r7
    8262:	d020      	beq.n	82a6 <z_impl_k_yield+0xfe>
		if (z_sched_prio_cmp(thread, t) > 0) {
    8264:	4287      	cmp	r7, r0
    8266:	dd1e      	ble.n	82a6 <z_impl_k_yield+0xfe>
	sys_dnode_t *const prev = successor->prev;
    8268:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    826a:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    826e:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    8270:	605c      	str	r4, [r3, #4]
	update_cache(1);
    8272:	2001      	movs	r0, #1
    8274:	f7ff f930 	bl	74d8 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8278:	4811      	ldr	r0, [pc, #68]	; (82c0 <z_impl_k_yield+0x118>)
    827a:	f7fe fe49 	bl	6f10 <z_spin_unlock_valid>
    827e:	b968      	cbnz	r0, 829c <z_impl_k_yield+0xf4>
    8280:	4a10      	ldr	r2, [pc, #64]	; (82c4 <z_impl_k_yield+0x11c>)
    8282:	4917      	ldr	r1, [pc, #92]	; (82e0 <z_impl_k_yield+0x138>)
    8284:	480c      	ldr	r0, [pc, #48]	; (82b8 <z_impl_k_yield+0x110>)
    8286:	23d0      	movs	r3, #208	; 0xd0
    8288:	f001 f85e 	bl	9348 <assert_print>
    828c:	490c      	ldr	r1, [pc, #48]	; (82c0 <z_impl_k_yield+0x118>)
    828e:	4815      	ldr	r0, [pc, #84]	; (82e4 <z_impl_k_yield+0x13c>)
    8290:	f001 f85a 	bl	9348 <assert_print>
    8294:	480b      	ldr	r0, [pc, #44]	; (82c4 <z_impl_k_yield+0x11c>)
    8296:	21d0      	movs	r1, #208	; 0xd0
    8298:	f001 f84f 	bl	933a <assert_post_action>
    829c:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    829e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    82a2:	f7fb bc83 	b.w	3bac <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    82a6:	4293      	cmp	r3, r2
    82a8:	d0d1      	beq.n	824e <z_impl_k_yield+0xa6>
    82aa:	681b      	ldr	r3, [r3, #0]
    82ac:	e7ce      	b.n	824c <z_impl_k_yield+0xa4>
    82ae:	bf00      	nop
    82b0:	0000b6ac 	.word	0x0000b6ac
    82b4:	0000b884 	.word	0x0000b884
    82b8:	0000a246 	.word	0x0000a246
    82bc:	0000b7e2 	.word	0x0000b7e2
    82c0:	20000d2c 	.word	0x20000d2c
    82c4:	0000a390 	.word	0x0000a390
    82c8:	0000a3e9 	.word	0x0000a3e9
    82cc:	0000a3fe 	.word	0x0000a3fe
    82d0:	20000cf0 	.word	0x20000cf0
    82d4:	200004e0 	.word	0x200004e0
    82d8:	0000b8cd 	.word	0x0000b8cd
    82dc:	20000d10 	.word	0x20000d10
    82e0:	0000a3bd 	.word	0x0000a3bd
    82e4:	0000a3d4 	.word	0x0000a3d4

000082e8 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    82e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    82ec:	4605      	mov	r5, r0
    82ee:	460e      	mov	r6, r1
    82f0:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    82f4:	b173      	cbz	r3, 8314 <z_tick_sleep+0x2c>
    82f6:	4941      	ldr	r1, [pc, #260]	; (83fc <z_tick_sleep+0x114>)
    82f8:	4a41      	ldr	r2, [pc, #260]	; (8400 <z_tick_sleep+0x118>)
    82fa:	4842      	ldr	r0, [pc, #264]	; (8404 <z_tick_sleep+0x11c>)
    82fc:	f240 534e 	movw	r3, #1358	; 0x54e
    8300:	f001 f822 	bl	9348 <assert_print>
    8304:	4840      	ldr	r0, [pc, #256]	; (8408 <z_tick_sleep+0x120>)
    8306:	f001 f81f 	bl	9348 <assert_print>
    830a:	483d      	ldr	r0, [pc, #244]	; (8400 <z_tick_sleep+0x118>)
    830c:	f240 514e 	movw	r1, #1358	; 0x54e
    8310:	f001 f813 	bl	933a <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    8314:	ea55 0306 	orrs.w	r3, r5, r6
    8318:	d103      	bne.n	8322 <z_tick_sleep+0x3a>
	z_impl_k_yield();
    831a:	f7ff ff45 	bl	81a8 <z_impl_k_yield>
		k_yield();
		return 0;
    831e:	2000      	movs	r0, #0
    8320:	e066      	b.n	83f0 <z_tick_sleep+0x108>
	}

	k_timeout_t timeout = Z_TIMEOUT_TICKS(ticks);
	if (Z_TICK_ABS(ticks) <= 0) {
    8322:	1caa      	adds	r2, r5, #2
    8324:	f176 33ff 	sbcs.w	r3, r6, #4294967295	; 0xffffffff
    8328:	db64      	blt.n	83f4 <z_tick_sleep+0x10c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    832a:	f001 fbdc 	bl	9ae6 <sys_clock_tick_get_32>
    832e:	1944      	adds	r4, r0, r5
    8330:	f04f 0320 	mov.w	r3, #32
    8334:	f3ef 8811 	mrs	r8, BASEPRI
    8338:	f383 8812 	msr	BASEPRI_MAX, r3
    833c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8340:	4832      	ldr	r0, [pc, #200]	; (840c <z_tick_sleep+0x124>)
    8342:	f7fe fdd7 	bl	6ef4 <z_spin_lock_valid>
    8346:	b968      	cbnz	r0, 8364 <z_tick_sleep+0x7c>
    8348:	4a31      	ldr	r2, [pc, #196]	; (8410 <z_tick_sleep+0x128>)
    834a:	4932      	ldr	r1, [pc, #200]	; (8414 <z_tick_sleep+0x12c>)
    834c:	482d      	ldr	r0, [pc, #180]	; (8404 <z_tick_sleep+0x11c>)
    834e:	238e      	movs	r3, #142	; 0x8e
    8350:	f000 fffa 	bl	9348 <assert_print>
    8354:	492d      	ldr	r1, [pc, #180]	; (840c <z_tick_sleep+0x124>)
    8356:	4830      	ldr	r0, [pc, #192]	; (8418 <z_tick_sleep+0x130>)
    8358:	f000 fff6 	bl	9348 <assert_print>
    835c:	482c      	ldr	r0, [pc, #176]	; (8410 <z_tick_sleep+0x128>)
    835e:	218e      	movs	r1, #142	; 0x8e
    8360:	f000 ffeb 	bl	933a <assert_post_action>
	}

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

#if defined(CONFIG_TIMESLICING) && defined(CONFIG_SWAP_NONATOMIC)
	pending_current = _current;
    8364:	4f2d      	ldr	r7, [pc, #180]	; (841c <z_tick_sleep+0x134>)
	z_spin_lock_set_owner(l);
    8366:	4829      	ldr	r0, [pc, #164]	; (840c <z_tick_sleep+0x124>)
    8368:	f7fe fde2 	bl	6f30 <z_spin_lock_set_owner>
    836c:	4b2c      	ldr	r3, [pc, #176]	; (8420 <z_tick_sleep+0x138>)
    836e:	68b8      	ldr	r0, [r7, #8]
    8370:	6018      	str	r0, [r3, #0]
#endif
	unready_thread(_current);
    8372:	f7ff fc57 	bl	7c24 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    8376:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    8378:	492a      	ldr	r1, [pc, #168]	; (8424 <z_tick_sleep+0x13c>)
    837a:	462a      	mov	r2, r5
    837c:	4633      	mov	r3, r6
    837e:	3018      	adds	r0, #24
    8380:	f000 f9b0 	bl	86e4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    8384:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8386:	4821      	ldr	r0, [pc, #132]	; (840c <z_tick_sleep+0x124>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    8388:	7b53      	ldrb	r3, [r2, #13]
    838a:	f043 0310 	orr.w	r3, r3, #16
    838e:	7353      	strb	r3, [r2, #13]
    8390:	f7fe fdbe 	bl	6f10 <z_spin_unlock_valid>
    8394:	b968      	cbnz	r0, 83b2 <z_tick_sleep+0xca>
    8396:	4a1e      	ldr	r2, [pc, #120]	; (8410 <z_tick_sleep+0x128>)
    8398:	4923      	ldr	r1, [pc, #140]	; (8428 <z_tick_sleep+0x140>)
    839a:	481a      	ldr	r0, [pc, #104]	; (8404 <z_tick_sleep+0x11c>)
    839c:	23d0      	movs	r3, #208	; 0xd0
    839e:	f000 ffd3 	bl	9348 <assert_print>
    83a2:	491a      	ldr	r1, [pc, #104]	; (840c <z_tick_sleep+0x124>)
    83a4:	4821      	ldr	r0, [pc, #132]	; (842c <z_tick_sleep+0x144>)
    83a6:	f000 ffcf 	bl	9348 <assert_print>
    83aa:	4819      	ldr	r0, [pc, #100]	; (8410 <z_tick_sleep+0x128>)
    83ac:	21d0      	movs	r1, #208	; 0xd0
    83ae:	f000 ffc4 	bl	933a <assert_post_action>
    83b2:	4640      	mov	r0, r8
    83b4:	f7fb fbfa 	bl	3bac <arch_swap>
	return (thread->base.thread_state & state) != 0U;
    83b8:	68bb      	ldr	r3, [r7, #8]

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    83ba:	7b5b      	ldrb	r3, [r3, #13]
    83bc:	06db      	lsls	r3, r3, #27
    83be:	d50e      	bpl.n	83de <z_tick_sleep+0xf6>
    83c0:	491b      	ldr	r1, [pc, #108]	; (8430 <z_tick_sleep+0x148>)
    83c2:	4a0f      	ldr	r2, [pc, #60]	; (8400 <z_tick_sleep+0x118>)
    83c4:	480f      	ldr	r0, [pc, #60]	; (8404 <z_tick_sleep+0x11c>)
    83c6:	f240 536f 	movw	r3, #1391	; 0x56f
    83ca:	f000 ffbd 	bl	9348 <assert_print>
    83ce:	480e      	ldr	r0, [pc, #56]	; (8408 <z_tick_sleep+0x120>)
    83d0:	f000 ffba 	bl	9348 <assert_print>
    83d4:	480a      	ldr	r0, [pc, #40]	; (8400 <z_tick_sleep+0x118>)
    83d6:	f240 516f 	movw	r1, #1391	; 0x56f
    83da:	f000 ffae 	bl	933a <assert_post_action>

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    83de:	f001 fb82 	bl	9ae6 <sys_clock_tick_get_32>
    83e2:	1a20      	subs	r0, r4, r0
    83e4:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    83e8:	2801      	cmp	r0, #1
    83ea:	f173 0300 	sbcs.w	r3, r3, #0
    83ee:	db96      	blt.n	831e <z_tick_sleep+0x36>
		return ticks;
	}
#endif

	return 0;
}
    83f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    83f4:	f06f 0401 	mvn.w	r4, #1
    83f8:	1b64      	subs	r4, r4, r5
    83fa:	e799      	b.n	8330 <z_tick_sleep+0x48>
    83fc:	0000b6ac 	.word	0x0000b6ac
    8400:	0000b884 	.word	0x0000b884
    8404:	0000a246 	.word	0x0000a246
    8408:	0000b7e2 	.word	0x0000b7e2
    840c:	20000d2c 	.word	0x20000d2c
    8410:	0000a390 	.word	0x0000a390
    8414:	0000a3e9 	.word	0x0000a3e9
    8418:	0000a3fe 	.word	0x0000a3fe
    841c:	20000cf0 	.word	0x20000cf0
    8420:	20000d20 	.word	0x20000d20
    8424:	00008039 	.word	0x00008039
    8428:	0000a3bd 	.word	0x0000a3bd
    842c:	0000a3d4 	.word	0x0000a3d4
    8430:	0000b936 	.word	0x0000b936

00008434 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    8434:	b538      	push	{r3, r4, r5, lr}
    8436:	4605      	mov	r5, r0
    8438:	460c      	mov	r4, r1
    843a:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    843e:	b173      	cbz	r3, 845e <z_impl_k_sleep+0x2a>
    8440:	4913      	ldr	r1, [pc, #76]	; (8490 <z_impl_k_sleep+0x5c>)
    8442:	4a14      	ldr	r2, [pc, #80]	; (8494 <z_impl_k_sleep+0x60>)
    8444:	4814      	ldr	r0, [pc, #80]	; (8498 <z_impl_k_sleep+0x64>)
    8446:	f240 537e 	movw	r3, #1406	; 0x57e
    844a:	f000 ff7d 	bl	9348 <assert_print>
    844e:	4813      	ldr	r0, [pc, #76]	; (849c <z_impl_k_sleep+0x68>)
    8450:	f000 ff7a 	bl	9348 <assert_print>
    8454:	480f      	ldr	r0, [pc, #60]	; (8494 <z_impl_k_sleep+0x60>)
    8456:	f240 517e 	movw	r1, #1406	; 0x57e
    845a:	f000 ff6e 	bl	933a <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    845e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    8462:	bf08      	it	eq
    8464:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    8468:	d106      	bne.n	8478 <z_impl_k_sleep+0x44>
		k_thread_suspend(_current);
    846a:	4b0d      	ldr	r3, [pc, #52]	; (84a0 <z_impl_k_sleep+0x6c>)
    846c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    846e:	f7ff fd57 	bl	7f20 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    8472:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    8476:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    8478:	4628      	mov	r0, r5
    847a:	4621      	mov	r1, r4
    847c:	f7ff ff34 	bl	82e8 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
    8480:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    8484:	fb80 0303 	smull	r0, r3, r0, r3
    8488:	0bc0      	lsrs	r0, r0, #15
    848a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    848e:	e7f2      	b.n	8476 <z_impl_k_sleep+0x42>
    8490:	0000b6ac 	.word	0x0000b6ac
    8494:	0000b884 	.word	0x0000b884
    8498:	0000a246 	.word	0x0000a246
    849c:	0000b7e2 	.word	0x0000b7e2
    84a0:	20000cf0 	.word	0x20000cf0

000084a4 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    84a4:	4b01      	ldr	r3, [pc, #4]	; (84ac <z_impl_z_current_get+0x8>)
    84a6:	6898      	ldr	r0, [r3, #8]
    84a8:	4770      	bx	lr
    84aa:	bf00      	nop
    84ac:	20000cf0 	.word	0x20000cf0

000084b0 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    84b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    84b4:	4604      	mov	r4, r0
    84b6:	f04f 0320 	mov.w	r3, #32
    84ba:	f3ef 8611 	mrs	r6, BASEPRI
    84be:	f383 8812 	msr	BASEPRI_MAX, r3
    84c2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    84c6:	4848      	ldr	r0, [pc, #288]	; (85e8 <z_thread_abort+0x138>)
    84c8:	f7fe fd14 	bl	6ef4 <z_spin_lock_valid>
    84cc:	b968      	cbnz	r0, 84ea <z_thread_abort+0x3a>
    84ce:	4a47      	ldr	r2, [pc, #284]	; (85ec <z_thread_abort+0x13c>)
    84d0:	4947      	ldr	r1, [pc, #284]	; (85f0 <z_thread_abort+0x140>)
    84d2:	4848      	ldr	r0, [pc, #288]	; (85f4 <z_thread_abort+0x144>)
    84d4:	238e      	movs	r3, #142	; 0x8e
    84d6:	f000 ff37 	bl	9348 <assert_print>
    84da:	4943      	ldr	r1, [pc, #268]	; (85e8 <z_thread_abort+0x138>)
    84dc:	4846      	ldr	r0, [pc, #280]	; (85f8 <z_thread_abort+0x148>)
    84de:	f000 ff33 	bl	9348 <assert_print>
    84e2:	4842      	ldr	r0, [pc, #264]	; (85ec <z_thread_abort+0x13c>)
    84e4:	218e      	movs	r1, #142	; 0x8e
    84e6:	f000 ff28 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    84ea:	483f      	ldr	r0, [pc, #252]	; (85e8 <z_thread_abort+0x138>)
    84ec:	f7fe fd20 	bl	6f30 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    84f0:	7b63      	ldrb	r3, [r4, #13]
    84f2:	071a      	lsls	r2, r3, #28
    84f4:	d517      	bpl.n	8526 <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    84f6:	483c      	ldr	r0, [pc, #240]	; (85e8 <z_thread_abort+0x138>)
    84f8:	f7fe fd0a 	bl	6f10 <z_spin_unlock_valid>
    84fc:	b968      	cbnz	r0, 851a <z_thread_abort+0x6a>
    84fe:	4a3b      	ldr	r2, [pc, #236]	; (85ec <z_thread_abort+0x13c>)
    8500:	493e      	ldr	r1, [pc, #248]	; (85fc <z_thread_abort+0x14c>)
    8502:	483c      	ldr	r0, [pc, #240]	; (85f4 <z_thread_abort+0x144>)
    8504:	23b9      	movs	r3, #185	; 0xb9
    8506:	f000 ff1f 	bl	9348 <assert_print>
    850a:	4937      	ldr	r1, [pc, #220]	; (85e8 <z_thread_abort+0x138>)
    850c:	483c      	ldr	r0, [pc, #240]	; (8600 <z_thread_abort+0x150>)
    850e:	f000 ff1b 	bl	9348 <assert_print>
    8512:	4836      	ldr	r0, [pc, #216]	; (85ec <z_thread_abort+0x13c>)
    8514:	21b9      	movs	r1, #185	; 0xb9
    8516:	f000 ff10 	bl	933a <assert_post_action>
	__asm__ volatile(
    851a:	f386 8811 	msr	BASEPRI, r6
    851e:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    8522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    8526:	f023 0220 	bic.w	r2, r3, #32
    852a:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    852e:	09d2      	lsrs	r2, r2, #7
    8530:	d142      	bne.n	85b8 <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    8532:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    8534:	68a3      	ldr	r3, [r4, #8]
    8536:	b113      	cbz	r3, 853e <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    8538:	4620      	mov	r0, r4
    853a:	f7ff fd5b 	bl	7ff4 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    853e:	f104 0018 	add.w	r0, r4, #24
    8542:	f000 f999 	bl	8878 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    8546:	f104 0758 	add.w	r7, r4, #88	; 0x58
    854a:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    854e:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8550:	42bd      	cmp	r5, r7
    8552:	d001      	beq.n	8558 <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    8554:	2d00      	cmp	r5, #0
    8556:	d139      	bne.n	85cc <z_thread_abort+0x11c>
		update_cache(1);
    8558:	2001      	movs	r0, #1
    855a:	f7fe ffbd 	bl	74d8 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    855e:	4b29      	ldr	r3, [pc, #164]	; (8604 <z_thread_abort+0x154>)
    8560:	689b      	ldr	r3, [r3, #8]
    8562:	42a3      	cmp	r3, r4
    8564:	d1c7      	bne.n	84f6 <z_thread_abort+0x46>
    8566:	f3ef 8305 	mrs	r3, IPSR
    856a:	2b00      	cmp	r3, #0
    856c:	d1c3      	bne.n	84f6 <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    856e:	481e      	ldr	r0, [pc, #120]	; (85e8 <z_thread_abort+0x138>)
    8570:	f7fe fcce 	bl	6f10 <z_spin_unlock_valid>
    8574:	b968      	cbnz	r0, 8592 <z_thread_abort+0xe2>
    8576:	4a1d      	ldr	r2, [pc, #116]	; (85ec <z_thread_abort+0x13c>)
    8578:	4920      	ldr	r1, [pc, #128]	; (85fc <z_thread_abort+0x14c>)
    857a:	481e      	ldr	r0, [pc, #120]	; (85f4 <z_thread_abort+0x144>)
    857c:	23d0      	movs	r3, #208	; 0xd0
    857e:	f000 fee3 	bl	9348 <assert_print>
    8582:	4919      	ldr	r1, [pc, #100]	; (85e8 <z_thread_abort+0x138>)
    8584:	481e      	ldr	r0, [pc, #120]	; (8600 <z_thread_abort+0x150>)
    8586:	f000 fedf 	bl	9348 <assert_print>
    858a:	4818      	ldr	r0, [pc, #96]	; (85ec <z_thread_abort+0x13c>)
    858c:	21d0      	movs	r1, #208	; 0xd0
    858e:	f000 fed4 	bl	933a <assert_post_action>
    8592:	4630      	mov	r0, r6
    8594:	f7fb fb0a 	bl	3bac <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    8598:	4a1b      	ldr	r2, [pc, #108]	; (8608 <z_thread_abort+0x158>)
    859a:	491c      	ldr	r1, [pc, #112]	; (860c <z_thread_abort+0x15c>)
    859c:	4815      	ldr	r0, [pc, #84]	; (85f4 <z_thread_abort+0x144>)
    859e:	f240 63ac 	movw	r3, #1708	; 0x6ac
    85a2:	f000 fed1 	bl	9348 <assert_print>
    85a6:	481a      	ldr	r0, [pc, #104]	; (8610 <z_thread_abort+0x160>)
    85a8:	f000 fece 	bl	9348 <assert_print>
    85ac:	4816      	ldr	r0, [pc, #88]	; (8608 <z_thread_abort+0x158>)
    85ae:	f240 61ac 	movw	r1, #1708	; 0x6ac
    85b2:	f000 fec2 	bl	933a <assert_post_action>
    85b6:	e79e      	b.n	84f6 <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    85b8:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    85bc:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    85c0:	4814      	ldr	r0, [pc, #80]	; (8614 <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    85c2:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    85c4:	4621      	mov	r1, r4
    85c6:	f7ff fa41 	bl	7a4c <z_priq_dumb_remove>
}
    85ca:	e7b3      	b.n	8534 <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    85cc:	4628      	mov	r0, r5
    85ce:	f7ff fd11 	bl	7ff4 <unpend_thread_no_timeout>
    85d2:	f105 0018 	add.w	r0, r5, #24
    85d6:	f000 f94f 	bl	8878 <z_abort_timeout>
    85da:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    85de:	4628      	mov	r0, r5
    85e0:	f7fe ffb2 	bl	7548 <ready_thread>
    85e4:	e7b3      	b.n	854e <z_thread_abort+0x9e>
    85e6:	bf00      	nop
    85e8:	20000d2c 	.word	0x20000d2c
    85ec:	0000a390 	.word	0x0000a390
    85f0:	0000a3e9 	.word	0x0000a3e9
    85f4:	0000a246 	.word	0x0000a246
    85f8:	0000a3fe 	.word	0x0000a3fe
    85fc:	0000a3bd 	.word	0x0000a3bd
    8600:	0000a3d4 	.word	0x0000a3d4
    8604:	20000cf0 	.word	0x20000cf0
    8608:	0000b884 	.word	0x0000b884
    860c:	0000a378 	.word	0x0000a378
    8610:	0000b976 	.word	0x0000b976
    8614:	20000d10 	.word	0x20000d10

00008618 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    8618:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    861a:	4806      	ldr	r0, [pc, #24]	; (8634 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    861c:	4a06      	ldr	r2, [pc, #24]	; (8638 <z_data_copy+0x20>)
    861e:	4907      	ldr	r1, [pc, #28]	; (863c <z_data_copy+0x24>)
    8620:	1a12      	subs	r2, r2, r0
    8622:	f001 fa0e 	bl	9a42 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    8626:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    862a:	4a05      	ldr	r2, [pc, #20]	; (8640 <z_data_copy+0x28>)
    862c:	4905      	ldr	r1, [pc, #20]	; (8644 <z_data_copy+0x2c>)
    862e:	4806      	ldr	r0, [pc, #24]	; (8648 <z_data_copy+0x30>)
    8630:	f001 ba07 	b.w	9a42 <z_early_memcpy>
    8634:	20000000 	.word	0x20000000
    8638:	200002c0 	.word	0x200002c0
    863c:	0000bb4c 	.word	0x0000bb4c
    8640:	00000000 	.word	0x00000000
    8644:	0000bb4c 	.word	0x0000bb4c
    8648:	20000000 	.word	0x20000000

0000864c <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    864c:	4b03      	ldr	r3, [pc, #12]	; (865c <elapsed+0x10>)
    864e:	681b      	ldr	r3, [r3, #0]
    8650:	b90b      	cbnz	r3, 8656 <elapsed+0xa>
    8652:	f7fd b8ef 	b.w	5834 <sys_clock_elapsed>
}
    8656:	2000      	movs	r0, #0
    8658:	4770      	bx	lr
    865a:	bf00      	nop
    865c:	20000d30 	.word	0x20000d30

00008660 <next_timeout>:
	return list->head == list;
    8660:	4b11      	ldr	r3, [pc, #68]	; (86a8 <next_timeout+0x48>)

static int32_t next_timeout(void)
{
    8662:	b510      	push	{r4, lr}
    8664:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8666:	429c      	cmp	r4, r3
    8668:	d10a      	bne.n	8680 <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    866a:	f7ff ffef 	bl	864c <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
    866e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    8672:	4b0e      	ldr	r3, [pc, #56]	; (86ac <next_timeout+0x4c>)
    8674:	691b      	ldr	r3, [r3, #16]
    8676:	b113      	cbz	r3, 867e <next_timeout+0x1e>
    8678:	4298      	cmp	r0, r3
    867a:	bfa8      	it	ge
    867c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    867e:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
    8680:	f7ff ffe4 	bl	864c <elapsed>
	if ((to == NULL) ||
    8684:	2c00      	cmp	r4, #0
    8686:	d0f2      	beq.n	866e <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    8688:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
    868c:	1a1b      	subs	r3, r3, r0
    868e:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
    8692:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    8696:	f172 0100 	sbcs.w	r1, r2, #0
    869a:	dae8      	bge.n	866e <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
    869c:	2a00      	cmp	r2, #0
    869e:	bfac      	ite	ge
    86a0:	4618      	movge	r0, r3
    86a2:	2000      	movlt	r0, #0
    86a4:	e7e5      	b.n	8672 <next_timeout+0x12>
    86a6:	bf00      	nop
    86a8:	200000dc 	.word	0x200000dc
    86ac:	20000cf0 	.word	0x20000cf0

000086b0 <remove_timeout>:
	return (node == list->tail) ? NULL : node->next;
    86b0:	4a0b      	ldr	r2, [pc, #44]	; (86e0 <remove_timeout+0x30>)
    86b2:	6803      	ldr	r3, [r0, #0]
    86b4:	6852      	ldr	r2, [r2, #4]
    86b6:	4290      	cmp	r0, r2
{
    86b8:	b530      	push	{r4, r5, lr}
    86ba:	d009      	beq.n	86d0 <remove_timeout+0x20>
	if (next(t) != NULL) {
    86bc:	b143      	cbz	r3, 86d0 <remove_timeout+0x20>
		next(t)->dticks += t->dticks;
    86be:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    86c2:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    86c6:	1912      	adds	r2, r2, r4
    86c8:	eb41 0105 	adc.w	r1, r1, r5
    86cc:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    86d0:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    86d2:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    86d4:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    86d6:	2300      	movs	r3, #0
	node->prev = NULL;
    86d8:	e9c0 3300 	strd	r3, r3, [r0]
}
    86dc:	bd30      	pop	{r4, r5, pc}
    86de:	bf00      	nop
    86e0:	200000dc 	.word	0x200000dc

000086e4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    86e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    86e8:	bf08      	it	eq
    86ea:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    86ee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    86f2:	4604      	mov	r4, r0
    86f4:	460e      	mov	r6, r1
    86f6:	4691      	mov	r9, r2
    86f8:	461d      	mov	r5, r3
    86fa:	4617      	mov	r7, r2
    86fc:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    86fe:	f000 8095 	beq.w	882c <z_add_timeout+0x148>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    8702:	6803      	ldr	r3, [r0, #0]
    8704:	b163      	cbz	r3, 8720 <z_add_timeout+0x3c>
    8706:	494f      	ldr	r1, [pc, #316]	; (8844 <z_add_timeout+0x160>)
    8708:	4a4f      	ldr	r2, [pc, #316]	; (8848 <z_add_timeout+0x164>)
    870a:	4850      	ldr	r0, [pc, #320]	; (884c <z_add_timeout+0x168>)
    870c:	2363      	movs	r3, #99	; 0x63
    870e:	f000 fe1b 	bl	9348 <assert_print>
    8712:	484f      	ldr	r0, [pc, #316]	; (8850 <z_add_timeout+0x16c>)
    8714:	f000 fe18 	bl	9348 <assert_print>
    8718:	484b      	ldr	r0, [pc, #300]	; (8848 <z_add_timeout+0x164>)
    871a:	2163      	movs	r1, #99	; 0x63
    871c:	f000 fe0d 	bl	933a <assert_post_action>
	to->fn = fn;
    8720:	60a6      	str	r6, [r4, #8]
	__asm__ volatile(
    8722:	f04f 0320 	mov.w	r3, #32
    8726:	f3ef 8611 	mrs	r6, BASEPRI
    872a:	f383 8812 	msr	BASEPRI_MAX, r3
    872e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8732:	4848      	ldr	r0, [pc, #288]	; (8854 <z_add_timeout+0x170>)
    8734:	f7fe fbde 	bl	6ef4 <z_spin_lock_valid>
    8738:	b968      	cbnz	r0, 8756 <z_add_timeout+0x72>
    873a:	4a47      	ldr	r2, [pc, #284]	; (8858 <z_add_timeout+0x174>)
    873c:	4947      	ldr	r1, [pc, #284]	; (885c <z_add_timeout+0x178>)
    873e:	4843      	ldr	r0, [pc, #268]	; (884c <z_add_timeout+0x168>)
    8740:	238e      	movs	r3, #142	; 0x8e
    8742:	f000 fe01 	bl	9348 <assert_print>
    8746:	4943      	ldr	r1, [pc, #268]	; (8854 <z_add_timeout+0x170>)
    8748:	4845      	ldr	r0, [pc, #276]	; (8860 <z_add_timeout+0x17c>)
    874a:	f000 fdfd 	bl	9348 <assert_print>
    874e:	4842      	ldr	r0, [pc, #264]	; (8858 <z_add_timeout+0x174>)
    8750:	218e      	movs	r1, #142	; 0x8e
    8752:	f000 fdf2 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    8756:	483f      	ldr	r0, [pc, #252]	; (8854 <z_add_timeout+0x170>)
    8758:	f7fe fbea 	bl	6f30 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    875c:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
    8760:	f175 33ff 	sbcs.w	r3, r5, #4294967295	; 0xffffffff
    8764:	da22      	bge.n	87ac <z_add_timeout+0xc8>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    8766:	493f      	ldr	r1, [pc, #252]	; (8864 <z_add_timeout+0x180>)
    8768:	e9d1 2000 	ldrd	r2, r0, [r1]
    876c:	f06f 0301 	mvn.w	r3, #1
    8770:	1a9b      	subs	r3, r3, r2
    8772:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    8776:	eb62 0000 	sbc.w	r0, r2, r0
    877a:	1bdf      	subs	r7, r3, r7
    877c:	eb60 0008 	sbc.w	r0, r0, r8

			to->dticks = MAX(1, ticks);
    8780:	2f01      	cmp	r7, #1
    8782:	f170 0300 	sbcs.w	r3, r0, #0
    8786:	da01      	bge.n	878c <z_add_timeout+0xa8>
    8788:	2701      	movs	r7, #1
    878a:	2000      	movs	r0, #0
	return list->head == list;
    878c:	4a36      	ldr	r2, [pc, #216]	; (8868 <z_add_timeout+0x184>)
    878e:	e9c4 7004 	strd	r7, r0, [r4, #16]
    8792:	6813      	ldr	r3, [r2, #0]
	return (node == list->tail) ? NULL : node->next;
    8794:	f8d2 c004 	ldr.w	ip, [r2, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8798:	4293      	cmp	r3, r2
    879a:	bf08      	it	eq
    879c:	2300      	moveq	r3, #0
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
    879e:	b973      	cbnz	r3, 87be <z_add_timeout+0xda>
	node->prev = tail;
    87a0:	e9c4 2c00 	strd	r2, ip, [r4]
	tail->next = node;
    87a4:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    87a8:	6054      	str	r4, [r2, #4]
}
    87aa:	e01a      	b.n	87e2 <z_add_timeout+0xfe>
			to->dticks = timeout.ticks + 1 + elapsed();
    87ac:	f7ff ff4e 	bl	864c <elapsed>
    87b0:	3701      	adds	r7, #1
    87b2:	f145 0500 	adc.w	r5, r5, #0
    87b6:	183f      	adds	r7, r7, r0
    87b8:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
    87bc:	e7e6      	b.n	878c <z_add_timeout+0xa8>
			if (t->dticks > to->dticks) {
    87be:	e9d3 0704 	ldrd	r0, r7, [r3, #16]
    87c2:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
    87c6:	4281      	cmp	r1, r0
    87c8:	eb75 0e07 	sbcs.w	lr, r5, r7
    87cc:	da30      	bge.n	8830 <z_add_timeout+0x14c>
				t->dticks -= to->dticks;
    87ce:	1a40      	subs	r0, r0, r1
	sys_dnode_t *const prev = successor->prev;
    87d0:	6859      	ldr	r1, [r3, #4]
    87d2:	eb67 0705 	sbc.w	r7, r7, r5
    87d6:	e9c3 0704 	strd	r0, r7, [r3, #16]
	node->next = successor;
    87da:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    87de:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    87e0:	605c      	str	r4, [r3, #4]
	return list->head == list;
    87e2:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    87e4:	4293      	cmp	r3, r2
    87e6:	d00b      	beq.n	8800 <z_add_timeout+0x11c>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    87e8:	429c      	cmp	r4, r3
    87ea:	d109      	bne.n	8800 <z_add_timeout+0x11c>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    87ec:	f7ff ff38 	bl	8660 <next_timeout>

			if (next_time == 0 ||
    87f0:	b118      	cbz	r0, 87fa <z_add_timeout+0x116>
			    _current_cpu->slice_ticks != next_time) {
    87f2:	4b1e      	ldr	r3, [pc, #120]	; (886c <z_add_timeout+0x188>)
			if (next_time == 0 ||
    87f4:	691b      	ldr	r3, [r3, #16]
    87f6:	4283      	cmp	r3, r0
    87f8:	d002      	beq.n	8800 <z_add_timeout+0x11c>
				sys_clock_set_timeout(next_time, false);
    87fa:	2100      	movs	r1, #0
    87fc:	f7fc ffe8 	bl	57d0 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8800:	4814      	ldr	r0, [pc, #80]	; (8854 <z_add_timeout+0x170>)
    8802:	f7fe fb85 	bl	6f10 <z_spin_unlock_valid>
    8806:	b968      	cbnz	r0, 8824 <z_add_timeout+0x140>
    8808:	4a13      	ldr	r2, [pc, #76]	; (8858 <z_add_timeout+0x174>)
    880a:	4919      	ldr	r1, [pc, #100]	; (8870 <z_add_timeout+0x18c>)
    880c:	480f      	ldr	r0, [pc, #60]	; (884c <z_add_timeout+0x168>)
    880e:	23b9      	movs	r3, #185	; 0xb9
    8810:	f000 fd9a 	bl	9348 <assert_print>
    8814:	490f      	ldr	r1, [pc, #60]	; (8854 <z_add_timeout+0x170>)
    8816:	4817      	ldr	r0, [pc, #92]	; (8874 <z_add_timeout+0x190>)
    8818:	f000 fd96 	bl	9348 <assert_print>
    881c:	480e      	ldr	r0, [pc, #56]	; (8858 <z_add_timeout+0x174>)
    881e:	21b9      	movs	r1, #185	; 0xb9
    8820:	f000 fd8b 	bl	933a <assert_post_action>
	__asm__ volatile(
    8824:	f386 8811 	msr	BASEPRI, r6
    8828:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    882c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			to->dticks -= t->dticks;
    8830:	1a09      	subs	r1, r1, r0
    8832:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    8836:	4563      	cmp	r3, ip
    8838:	e9c4 1504 	strd	r1, r5, [r4, #16]
    883c:	d0b0      	beq.n	87a0 <z_add_timeout+0xbc>
    883e:	681b      	ldr	r3, [r3, #0]
    8840:	e7ad      	b.n	879e <z_add_timeout+0xba>
    8842:	bf00      	nop
    8844:	0000b9bc 	.word	0x0000b9bc
    8848:	0000b998 	.word	0x0000b998
    884c:	0000a246 	.word	0x0000a246
    8850:	0000b7e2 	.word	0x0000b7e2
    8854:	20000d34 	.word	0x20000d34
    8858:	0000a390 	.word	0x0000a390
    885c:	0000a3e9 	.word	0x0000a3e9
    8860:	0000a3fe 	.word	0x0000a3fe
    8864:	200005e0 	.word	0x200005e0
    8868:	200000dc 	.word	0x200000dc
    886c:	20000cf0 	.word	0x20000cf0
    8870:	0000a3bd 	.word	0x0000a3bd
    8874:	0000a3d4 	.word	0x0000a3d4

00008878 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    8878:	b538      	push	{r3, r4, r5, lr}
    887a:	4604      	mov	r4, r0
	__asm__ volatile(
    887c:	f04f 0320 	mov.w	r3, #32
    8880:	f3ef 8511 	mrs	r5, BASEPRI
    8884:	f383 8812 	msr	BASEPRI_MAX, r3
    8888:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    888c:	481a      	ldr	r0, [pc, #104]	; (88f8 <z_abort_timeout+0x80>)
    888e:	f7fe fb31 	bl	6ef4 <z_spin_lock_valid>
    8892:	b968      	cbnz	r0, 88b0 <z_abort_timeout+0x38>
    8894:	4a19      	ldr	r2, [pc, #100]	; (88fc <z_abort_timeout+0x84>)
    8896:	491a      	ldr	r1, [pc, #104]	; (8900 <z_abort_timeout+0x88>)
    8898:	481a      	ldr	r0, [pc, #104]	; (8904 <z_abort_timeout+0x8c>)
    889a:	238e      	movs	r3, #142	; 0x8e
    889c:	f000 fd54 	bl	9348 <assert_print>
    88a0:	4915      	ldr	r1, [pc, #84]	; (88f8 <z_abort_timeout+0x80>)
    88a2:	4819      	ldr	r0, [pc, #100]	; (8908 <z_abort_timeout+0x90>)
    88a4:	f000 fd50 	bl	9348 <assert_print>
    88a8:	4814      	ldr	r0, [pc, #80]	; (88fc <z_abort_timeout+0x84>)
    88aa:	218e      	movs	r1, #142	; 0x8e
    88ac:	f000 fd45 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    88b0:	4811      	ldr	r0, [pc, #68]	; (88f8 <z_abort_timeout+0x80>)
    88b2:	f7fe fb3d 	bl	6f30 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    88b6:	6823      	ldr	r3, [r4, #0]
    88b8:	b1db      	cbz	r3, 88f2 <z_abort_timeout+0x7a>
			remove_timeout(to);
    88ba:	4620      	mov	r0, r4
    88bc:	f7ff fef8 	bl	86b0 <remove_timeout>
			ret = 0;
    88c0:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    88c2:	480d      	ldr	r0, [pc, #52]	; (88f8 <z_abort_timeout+0x80>)
    88c4:	f7fe fb24 	bl	6f10 <z_spin_unlock_valid>
    88c8:	b968      	cbnz	r0, 88e6 <z_abort_timeout+0x6e>
    88ca:	4a0c      	ldr	r2, [pc, #48]	; (88fc <z_abort_timeout+0x84>)
    88cc:	490f      	ldr	r1, [pc, #60]	; (890c <z_abort_timeout+0x94>)
    88ce:	480d      	ldr	r0, [pc, #52]	; (8904 <z_abort_timeout+0x8c>)
    88d0:	23b9      	movs	r3, #185	; 0xb9
    88d2:	f000 fd39 	bl	9348 <assert_print>
    88d6:	4908      	ldr	r1, [pc, #32]	; (88f8 <z_abort_timeout+0x80>)
    88d8:	480d      	ldr	r0, [pc, #52]	; (8910 <z_abort_timeout+0x98>)
    88da:	f000 fd35 	bl	9348 <assert_print>
    88de:	4807      	ldr	r0, [pc, #28]	; (88fc <z_abort_timeout+0x84>)
    88e0:	21b9      	movs	r1, #185	; 0xb9
    88e2:	f000 fd2a 	bl	933a <assert_post_action>
	__asm__ volatile(
    88e6:	f385 8811 	msr	BASEPRI, r5
    88ea:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    88ee:	4620      	mov	r0, r4
    88f0:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    88f2:	f06f 0415 	mvn.w	r4, #21
    88f6:	e7e4      	b.n	88c2 <z_abort_timeout+0x4a>
    88f8:	20000d34 	.word	0x20000d34
    88fc:	0000a390 	.word	0x0000a390
    8900:	0000a3e9 	.word	0x0000a3e9
    8904:	0000a246 	.word	0x0000a246
    8908:	0000a3fe 	.word	0x0000a3fe
    890c:	0000a3bd 	.word	0x0000a3bd
    8910:	0000a3d4 	.word	0x0000a3d4

00008914 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    8914:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    8916:	f04f 0320 	mov.w	r3, #32
    891a:	f3ef 8511 	mrs	r5, BASEPRI
    891e:	f383 8812 	msr	BASEPRI_MAX, r3
    8922:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8926:	4818      	ldr	r0, [pc, #96]	; (8988 <z_get_next_timeout_expiry+0x74>)
    8928:	f7fe fae4 	bl	6ef4 <z_spin_lock_valid>
    892c:	b968      	cbnz	r0, 894a <z_get_next_timeout_expiry+0x36>
    892e:	4a17      	ldr	r2, [pc, #92]	; (898c <z_get_next_timeout_expiry+0x78>)
    8930:	4917      	ldr	r1, [pc, #92]	; (8990 <z_get_next_timeout_expiry+0x7c>)
    8932:	4818      	ldr	r0, [pc, #96]	; (8994 <z_get_next_timeout_expiry+0x80>)
    8934:	238e      	movs	r3, #142	; 0x8e
    8936:	f000 fd07 	bl	9348 <assert_print>
    893a:	4913      	ldr	r1, [pc, #76]	; (8988 <z_get_next_timeout_expiry+0x74>)
    893c:	4816      	ldr	r0, [pc, #88]	; (8998 <z_get_next_timeout_expiry+0x84>)
    893e:	f000 fd03 	bl	9348 <assert_print>
    8942:	4812      	ldr	r0, [pc, #72]	; (898c <z_get_next_timeout_expiry+0x78>)
    8944:	218e      	movs	r1, #142	; 0x8e
    8946:	f000 fcf8 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    894a:	480f      	ldr	r0, [pc, #60]	; (8988 <z_get_next_timeout_expiry+0x74>)
    894c:	f7fe faf0 	bl	6f30 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    8950:	f7ff fe86 	bl	8660 <next_timeout>
    8954:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8956:	480c      	ldr	r0, [pc, #48]	; (8988 <z_get_next_timeout_expiry+0x74>)
    8958:	f7fe fada 	bl	6f10 <z_spin_unlock_valid>
    895c:	b968      	cbnz	r0, 897a <z_get_next_timeout_expiry+0x66>
    895e:	4a0b      	ldr	r2, [pc, #44]	; (898c <z_get_next_timeout_expiry+0x78>)
    8960:	490e      	ldr	r1, [pc, #56]	; (899c <z_get_next_timeout_expiry+0x88>)
    8962:	480c      	ldr	r0, [pc, #48]	; (8994 <z_get_next_timeout_expiry+0x80>)
    8964:	23b9      	movs	r3, #185	; 0xb9
    8966:	f000 fcef 	bl	9348 <assert_print>
    896a:	4907      	ldr	r1, [pc, #28]	; (8988 <z_get_next_timeout_expiry+0x74>)
    896c:	480c      	ldr	r0, [pc, #48]	; (89a0 <z_get_next_timeout_expiry+0x8c>)
    896e:	f000 fceb 	bl	9348 <assert_print>
    8972:	4806      	ldr	r0, [pc, #24]	; (898c <z_get_next_timeout_expiry+0x78>)
    8974:	21b9      	movs	r1, #185	; 0xb9
    8976:	f000 fce0 	bl	933a <assert_post_action>
	__asm__ volatile(
    897a:	f385 8811 	msr	BASEPRI, r5
    897e:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    8982:	4620      	mov	r0, r4
    8984:	bd38      	pop	{r3, r4, r5, pc}
    8986:	bf00      	nop
    8988:	20000d34 	.word	0x20000d34
    898c:	0000a390 	.word	0x0000a390
    8990:	0000a3e9 	.word	0x0000a3e9
    8994:	0000a246 	.word	0x0000a246
    8998:	0000a3fe 	.word	0x0000a3fe
    899c:	0000a3bd 	.word	0x0000a3bd
    89a0:	0000a3d4 	.word	0x0000a3d4

000089a4 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    89a4:	b570      	push	{r4, r5, r6, lr}
    89a6:	4604      	mov	r4, r0
    89a8:	460d      	mov	r5, r1
	__asm__ volatile(
    89aa:	f04f 0320 	mov.w	r3, #32
    89ae:	f3ef 8611 	mrs	r6, BASEPRI
    89b2:	f383 8812 	msr	BASEPRI_MAX, r3
    89b6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    89ba:	481c      	ldr	r0, [pc, #112]	; (8a2c <z_set_timeout_expiry+0x88>)
    89bc:	f7fe fa9a 	bl	6ef4 <z_spin_lock_valid>
    89c0:	b968      	cbnz	r0, 89de <z_set_timeout_expiry+0x3a>
    89c2:	4a1b      	ldr	r2, [pc, #108]	; (8a30 <z_set_timeout_expiry+0x8c>)
    89c4:	491b      	ldr	r1, [pc, #108]	; (8a34 <z_set_timeout_expiry+0x90>)
    89c6:	481c      	ldr	r0, [pc, #112]	; (8a38 <z_set_timeout_expiry+0x94>)
    89c8:	238e      	movs	r3, #142	; 0x8e
    89ca:	f000 fcbd 	bl	9348 <assert_print>
    89ce:	4917      	ldr	r1, [pc, #92]	; (8a2c <z_set_timeout_expiry+0x88>)
    89d0:	481a      	ldr	r0, [pc, #104]	; (8a3c <z_set_timeout_expiry+0x98>)
    89d2:	f000 fcb9 	bl	9348 <assert_print>
    89d6:	4816      	ldr	r0, [pc, #88]	; (8a30 <z_set_timeout_expiry+0x8c>)
    89d8:	218e      	movs	r1, #142	; 0x8e
    89da:	f000 fcae 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    89de:	4813      	ldr	r0, [pc, #76]	; (8a2c <z_set_timeout_expiry+0x88>)
    89e0:	f7fe faa6 	bl	6f30 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    89e4:	f7ff fe3c 	bl	8660 <next_timeout>
		bool sooner = (next_to == K_TICKS_FOREVER)
			      || (ticks <= next_to);
    89e8:	2801      	cmp	r0, #1
    89ea:	dd07      	ble.n	89fc <z_set_timeout_expiry+0x58>
    89ec:	42a0      	cmp	r0, r4
    89ee:	db05      	blt.n	89fc <z_set_timeout_expiry+0x58>
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    89f0:	42a0      	cmp	r0, r4
    89f2:	4629      	mov	r1, r5
    89f4:	bfa8      	it	ge
    89f6:	4620      	movge	r0, r4
    89f8:	f7fc feea 	bl	57d0 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    89fc:	480b      	ldr	r0, [pc, #44]	; (8a2c <z_set_timeout_expiry+0x88>)
    89fe:	f7fe fa87 	bl	6f10 <z_spin_unlock_valid>
    8a02:	b968      	cbnz	r0, 8a20 <z_set_timeout_expiry+0x7c>
    8a04:	4a0a      	ldr	r2, [pc, #40]	; (8a30 <z_set_timeout_expiry+0x8c>)
    8a06:	490e      	ldr	r1, [pc, #56]	; (8a40 <z_set_timeout_expiry+0x9c>)
    8a08:	480b      	ldr	r0, [pc, #44]	; (8a38 <z_set_timeout_expiry+0x94>)
    8a0a:	23b9      	movs	r3, #185	; 0xb9
    8a0c:	f000 fc9c 	bl	9348 <assert_print>
    8a10:	4906      	ldr	r1, [pc, #24]	; (8a2c <z_set_timeout_expiry+0x88>)
    8a12:	480c      	ldr	r0, [pc, #48]	; (8a44 <z_set_timeout_expiry+0xa0>)
    8a14:	f000 fc98 	bl	9348 <assert_print>
    8a18:	4805      	ldr	r0, [pc, #20]	; (8a30 <z_set_timeout_expiry+0x8c>)
    8a1a:	21b9      	movs	r1, #185	; 0xb9
    8a1c:	f000 fc8d 	bl	933a <assert_post_action>
	__asm__ volatile(
    8a20:	f386 8811 	msr	BASEPRI, r6
    8a24:	f3bf 8f6f 	isb	sy
		}
	}
}
    8a28:	bd70      	pop	{r4, r5, r6, pc}
    8a2a:	bf00      	nop
    8a2c:	20000d34 	.word	0x20000d34
    8a30:	0000a390 	.word	0x0000a390
    8a34:	0000a3e9 	.word	0x0000a3e9
    8a38:	0000a246 	.word	0x0000a246
    8a3c:	0000a3fe 	.word	0x0000a3fe
    8a40:	0000a3bd 	.word	0x0000a3bd
    8a44:	0000a3d4 	.word	0x0000a3d4

00008a48 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    8a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8a4c:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    8a4e:	f7ff f871 	bl	7b34 <z_time_slice>
	__asm__ volatile(
    8a52:	f04f 0320 	mov.w	r3, #32
    8a56:	f3ef 8511 	mrs	r5, BASEPRI
    8a5a:	f383 8812 	msr	BASEPRI_MAX, r3
    8a5e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8a62:	484c      	ldr	r0, [pc, #304]	; (8b94 <sys_clock_announce+0x14c>)
    8a64:	f7fe fa46 	bl	6ef4 <z_spin_lock_valid>
    8a68:	b968      	cbnz	r0, 8a86 <sys_clock_announce+0x3e>
    8a6a:	4a4b      	ldr	r2, [pc, #300]	; (8b98 <sys_clock_announce+0x150>)
    8a6c:	494b      	ldr	r1, [pc, #300]	; (8b9c <sys_clock_announce+0x154>)
    8a6e:	484c      	ldr	r0, [pc, #304]	; (8ba0 <sys_clock_announce+0x158>)
    8a70:	238e      	movs	r3, #142	; 0x8e
    8a72:	f000 fc69 	bl	9348 <assert_print>
    8a76:	4947      	ldr	r1, [pc, #284]	; (8b94 <sys_clock_announce+0x14c>)
    8a78:	484a      	ldr	r0, [pc, #296]	; (8ba4 <sys_clock_announce+0x15c>)
    8a7a:	f000 fc65 	bl	9348 <assert_print>
    8a7e:	4846      	ldr	r0, [pc, #280]	; (8b98 <sys_clock_announce+0x150>)
    8a80:	218e      	movs	r1, #142	; 0x8e
    8a82:	f000 fc5a 	bl	933a <assert_post_action>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    8a86:	4f48      	ldr	r7, [pc, #288]	; (8ba8 <sys_clock_announce+0x160>)
	z_spin_lock_set_owner(l);
    8a88:	4842      	ldr	r0, [pc, #264]	; (8b94 <sys_clock_announce+0x14c>)
	return list->head == list;
    8a8a:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8bac <sys_clock_announce+0x164>

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    8a8e:	4e48      	ldr	r6, [pc, #288]	; (8bb0 <sys_clock_announce+0x168>)
    8a90:	f7fe fa4e 	bl	6f30 <z_spin_lock_set_owner>
	announce_remaining = ticks;
    8a94:	603c      	str	r4, [r7, #0]
    8a96:	f8d8 4000 	ldr.w	r4, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    8a9a:	683a      	ldr	r2, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8a9c:	4544      	cmp	r4, r8
		curr_tick += dt;
    8a9e:	e9d6 1e00 	ldrd	r1, lr, [r6]
    8aa2:	ea4f 70e2 	mov.w	r0, r2, asr #31
    8aa6:	d00b      	beq.n	8ac0 <sys_clock_announce+0x78>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    8aa8:	b154      	cbz	r4, 8ac0 <sys_clock_announce+0x78>
    8aaa:	e9d4 3c04 	ldrd	r3, ip, [r4, #16]
    8aae:	429a      	cmp	r2, r3
    8ab0:	eb70 090c 	sbcs.w	r9, r0, ip
    8ab4:	da28      	bge.n	8b08 <sys_clock_announce+0xc0>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    8ab6:	1a9b      	subs	r3, r3, r2
    8ab8:	eb6c 0c00 	sbc.w	ip, ip, r0
    8abc:	e9c4 3c04 	strd	r3, ip, [r4, #16]
	}

	curr_tick += announce_remaining;
    8ac0:	1851      	adds	r1, r2, r1
    8ac2:	eb4e 0000 	adc.w	r0, lr, r0
	announce_remaining = 0;
    8ac6:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    8ac8:	e9c6 1000 	strd	r1, r0, [r6]
	announce_remaining = 0;
    8acc:	603c      	str	r4, [r7, #0]

	sys_clock_set_timeout(next_timeout(), false);
    8ace:	f7ff fdc7 	bl	8660 <next_timeout>
    8ad2:	4621      	mov	r1, r4
    8ad4:	f7fc fe7c 	bl	57d0 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8ad8:	482e      	ldr	r0, [pc, #184]	; (8b94 <sys_clock_announce+0x14c>)
    8ada:	f7fe fa19 	bl	6f10 <z_spin_unlock_valid>
    8ade:	b968      	cbnz	r0, 8afc <sys_clock_announce+0xb4>
    8ae0:	4a2d      	ldr	r2, [pc, #180]	; (8b98 <sys_clock_announce+0x150>)
    8ae2:	4934      	ldr	r1, [pc, #208]	; (8bb4 <sys_clock_announce+0x16c>)
    8ae4:	482e      	ldr	r0, [pc, #184]	; (8ba0 <sys_clock_announce+0x158>)
    8ae6:	23b9      	movs	r3, #185	; 0xb9
    8ae8:	f000 fc2e 	bl	9348 <assert_print>
    8aec:	4929      	ldr	r1, [pc, #164]	; (8b94 <sys_clock_announce+0x14c>)
    8aee:	4832      	ldr	r0, [pc, #200]	; (8bb8 <sys_clock_announce+0x170>)
    8af0:	f000 fc2a 	bl	9348 <assert_print>
    8af4:	4828      	ldr	r0, [pc, #160]	; (8b98 <sys_clock_announce+0x150>)
    8af6:	21b9      	movs	r1, #185	; 0xb9
    8af8:	f000 fc1f 	bl	933a <assert_post_action>
	__asm__ volatile(
    8afc:	f385 8811 	msr	BASEPRI, r5
    8b00:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    8b04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    8b08:	1859      	adds	r1, r3, r1
    8b0a:	eb4e 70e3 	adc.w	r0, lr, r3, asr #31
		announce_remaining -= dt;
    8b0e:	1ad3      	subs	r3, r2, r3
    8b10:	603b      	str	r3, [r7, #0]
		t->dticks = 0;
    8b12:	2200      	movs	r2, #0
    8b14:	2300      	movs	r3, #0
		curr_tick += dt;
    8b16:	e9c6 1000 	strd	r1, r0, [r6]
		t->dticks = 0;
    8b1a:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    8b1e:	4620      	mov	r0, r4
    8b20:	f7ff fdc6 	bl	86b0 <remove_timeout>
    8b24:	481b      	ldr	r0, [pc, #108]	; (8b94 <sys_clock_announce+0x14c>)
    8b26:	f7fe f9f3 	bl	6f10 <z_spin_unlock_valid>
    8b2a:	b968      	cbnz	r0, 8b48 <sys_clock_announce+0x100>
    8b2c:	4a1a      	ldr	r2, [pc, #104]	; (8b98 <sys_clock_announce+0x150>)
    8b2e:	4921      	ldr	r1, [pc, #132]	; (8bb4 <sys_clock_announce+0x16c>)
    8b30:	481b      	ldr	r0, [pc, #108]	; (8ba0 <sys_clock_announce+0x158>)
    8b32:	23b9      	movs	r3, #185	; 0xb9
    8b34:	f000 fc08 	bl	9348 <assert_print>
    8b38:	4916      	ldr	r1, [pc, #88]	; (8b94 <sys_clock_announce+0x14c>)
    8b3a:	481f      	ldr	r0, [pc, #124]	; (8bb8 <sys_clock_announce+0x170>)
    8b3c:	f000 fc04 	bl	9348 <assert_print>
    8b40:	4815      	ldr	r0, [pc, #84]	; (8b98 <sys_clock_announce+0x150>)
    8b42:	21b9      	movs	r1, #185	; 0xb9
    8b44:	f000 fbf9 	bl	933a <assert_post_action>
    8b48:	f385 8811 	msr	BASEPRI, r5
    8b4c:	f3bf 8f6f 	isb	sy
		t->fn(t);
    8b50:	68a3      	ldr	r3, [r4, #8]
    8b52:	4620      	mov	r0, r4
    8b54:	4798      	blx	r3
	__asm__ volatile(
    8b56:	f04f 0320 	mov.w	r3, #32
    8b5a:	f3ef 8511 	mrs	r5, BASEPRI
    8b5e:	f383 8812 	msr	BASEPRI_MAX, r3
    8b62:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8b66:	480b      	ldr	r0, [pc, #44]	; (8b94 <sys_clock_announce+0x14c>)
    8b68:	f7fe f9c4 	bl	6ef4 <z_spin_lock_valid>
    8b6c:	b968      	cbnz	r0, 8b8a <sys_clock_announce+0x142>
    8b6e:	4a0a      	ldr	r2, [pc, #40]	; (8b98 <sys_clock_announce+0x150>)
    8b70:	490a      	ldr	r1, [pc, #40]	; (8b9c <sys_clock_announce+0x154>)
    8b72:	480b      	ldr	r0, [pc, #44]	; (8ba0 <sys_clock_announce+0x158>)
    8b74:	238e      	movs	r3, #142	; 0x8e
    8b76:	f000 fbe7 	bl	9348 <assert_print>
    8b7a:	4906      	ldr	r1, [pc, #24]	; (8b94 <sys_clock_announce+0x14c>)
    8b7c:	4809      	ldr	r0, [pc, #36]	; (8ba4 <sys_clock_announce+0x15c>)
    8b7e:	f000 fbe3 	bl	9348 <assert_print>
    8b82:	4805      	ldr	r0, [pc, #20]	; (8b98 <sys_clock_announce+0x150>)
    8b84:	218e      	movs	r1, #142	; 0x8e
    8b86:	f000 fbd8 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    8b8a:	4802      	ldr	r0, [pc, #8]	; (8b94 <sys_clock_announce+0x14c>)
    8b8c:	f7fe f9d0 	bl	6f30 <z_spin_lock_set_owner>
	return k;
    8b90:	e781      	b.n	8a96 <sys_clock_announce+0x4e>
    8b92:	bf00      	nop
    8b94:	20000d34 	.word	0x20000d34
    8b98:	0000a390 	.word	0x0000a390
    8b9c:	0000a3e9 	.word	0x0000a3e9
    8ba0:	0000a246 	.word	0x0000a246
    8ba4:	0000a3fe 	.word	0x0000a3fe
    8ba8:	20000d30 	.word	0x20000d30
    8bac:	200000dc 	.word	0x200000dc
    8bb0:	200005e0 	.word	0x200005e0
    8bb4:	0000a3bd 	.word	0x0000a3bd
    8bb8:	0000a3d4 	.word	0x0000a3d4

00008bbc <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    8bbc:	b570      	push	{r4, r5, r6, lr}
    8bbe:	f04f 0320 	mov.w	r3, #32
    8bc2:	f3ef 8611 	mrs	r6, BASEPRI
    8bc6:	f383 8812 	msr	BASEPRI_MAX, r3
    8bca:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8bce:	481b      	ldr	r0, [pc, #108]	; (8c3c <sys_clock_tick_get+0x80>)
    8bd0:	f7fe f990 	bl	6ef4 <z_spin_lock_valid>
    8bd4:	b968      	cbnz	r0, 8bf2 <sys_clock_tick_get+0x36>
    8bd6:	4a1a      	ldr	r2, [pc, #104]	; (8c40 <sys_clock_tick_get+0x84>)
    8bd8:	491a      	ldr	r1, [pc, #104]	; (8c44 <sys_clock_tick_get+0x88>)
    8bda:	481b      	ldr	r0, [pc, #108]	; (8c48 <sys_clock_tick_get+0x8c>)
    8bdc:	238e      	movs	r3, #142	; 0x8e
    8bde:	f000 fbb3 	bl	9348 <assert_print>
    8be2:	4916      	ldr	r1, [pc, #88]	; (8c3c <sys_clock_tick_get+0x80>)
    8be4:	4819      	ldr	r0, [pc, #100]	; (8c4c <sys_clock_tick_get+0x90>)
    8be6:	f000 fbaf 	bl	9348 <assert_print>
    8bea:	4815      	ldr	r0, [pc, #84]	; (8c40 <sys_clock_tick_get+0x84>)
    8bec:	218e      	movs	r1, #142	; 0x8e
    8bee:	f000 fba4 	bl	933a <assert_post_action>
	z_spin_lock_set_owner(l);
    8bf2:	4812      	ldr	r0, [pc, #72]	; (8c3c <sys_clock_tick_get+0x80>)
    8bf4:	f7fe f99c 	bl	6f30 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    8bf8:	f7fc fe1c 	bl	5834 <sys_clock_elapsed>
    8bfc:	4a14      	ldr	r2, [pc, #80]	; (8c50 <sys_clock_tick_get+0x94>)
    8bfe:	e9d2 4500 	ldrd	r4, r5, [r2]
    8c02:	1904      	adds	r4, r0, r4
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8c04:	480d      	ldr	r0, [pc, #52]	; (8c3c <sys_clock_tick_get+0x80>)
    8c06:	f145 0500 	adc.w	r5, r5, #0
    8c0a:	f7fe f981 	bl	6f10 <z_spin_unlock_valid>
    8c0e:	b968      	cbnz	r0, 8c2c <sys_clock_tick_get+0x70>
    8c10:	4a0b      	ldr	r2, [pc, #44]	; (8c40 <sys_clock_tick_get+0x84>)
    8c12:	4910      	ldr	r1, [pc, #64]	; (8c54 <sys_clock_tick_get+0x98>)
    8c14:	480c      	ldr	r0, [pc, #48]	; (8c48 <sys_clock_tick_get+0x8c>)
    8c16:	23b9      	movs	r3, #185	; 0xb9
    8c18:	f000 fb96 	bl	9348 <assert_print>
    8c1c:	4907      	ldr	r1, [pc, #28]	; (8c3c <sys_clock_tick_get+0x80>)
    8c1e:	480e      	ldr	r0, [pc, #56]	; (8c58 <sys_clock_tick_get+0x9c>)
    8c20:	f000 fb92 	bl	9348 <assert_print>
    8c24:	4806      	ldr	r0, [pc, #24]	; (8c40 <sys_clock_tick_get+0x84>)
    8c26:	21b9      	movs	r1, #185	; 0xb9
    8c28:	f000 fb87 	bl	933a <assert_post_action>
	__asm__ volatile(
    8c2c:	f386 8811 	msr	BASEPRI, r6
    8c30:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    8c34:	4620      	mov	r0, r4
    8c36:	4629      	mov	r1, r5
    8c38:	bd70      	pop	{r4, r5, r6, pc}
    8c3a:	bf00      	nop
    8c3c:	20000d34 	.word	0x20000d34
    8c40:	0000a390 	.word	0x0000a390
    8c44:	0000a3e9 	.word	0x0000a3e9
    8c48:	0000a246 	.word	0x0000a246
    8c4c:	0000a3fe 	.word	0x0000a3fe
    8c50:	200005e0 	.word	0x200005e0
    8c54:	0000a3bd 	.word	0x0000a3bd
    8c58:	0000a3d4 	.word	0x0000a3d4

00008c5c <k_thread_system_pool_assign>:
	return ret;
}

void k_thread_system_pool_assign(struct k_thread *thread)
{
	thread->resource_pool = _SYSTEM_HEAP;
    8c5c:	4b01      	ldr	r3, [pc, #4]	; (8c64 <k_thread_system_pool_assign+0x8>)
    8c5e:	6703      	str	r3, [r0, #112]	; 0x70
}
    8c60:	4770      	bx	lr
    8c62:	bf00      	nop
    8c64:	20000258 	.word	0x20000258

00008c68 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    8c68:	4a02      	ldr	r2, [pc, #8]	; (8c74 <boot_banner+0xc>)
    8c6a:	4903      	ldr	r1, [pc, #12]	; (8c78 <boot_banner+0x10>)
    8c6c:	4803      	ldr	r0, [pc, #12]	; (8c7c <boot_banner+0x14>)
    8c6e:	f000 ba86 	b.w	917e <printk>
    8c72:	bf00      	nop
    8c74:	0000b7e4 	.word	0x0000b7e4
    8c78:	0000b9dc 	.word	0x0000b9dc
    8c7c:	0000b9e9 	.word	0x0000b9e9

00008c80 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    8c80:	b570      	push	{r4, r5, r6, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8c82:	4c0e      	ldr	r4, [pc, #56]	; (8cbc <statics_init+0x3c>)
    8c84:	4d0e      	ldr	r5, [pc, #56]	; (8cc0 <statics_init+0x40>)
    8c86:	4e0f      	ldr	r6, [pc, #60]	; (8cc4 <statics_init+0x44>)
    8c88:	42ac      	cmp	r4, r5
    8c8a:	d90c      	bls.n	8ca6 <statics_init+0x26>
    8c8c:	490e      	ldr	r1, [pc, #56]	; (8cc8 <statics_init+0x48>)
    8c8e:	480f      	ldr	r0, [pc, #60]	; (8ccc <statics_init+0x4c>)
    8c90:	2318      	movs	r3, #24
    8c92:	4632      	mov	r2, r6
    8c94:	f000 fb58 	bl	9348 <assert_print>
    8c98:	480d      	ldr	r0, [pc, #52]	; (8cd0 <statics_init+0x50>)
    8c9a:	f000 fb55 	bl	9348 <assert_print>
    8c9e:	2118      	movs	r1, #24
    8ca0:	4630      	mov	r0, r6
    8ca2:	f000 fb4a 	bl	933a <assert_post_action>
    8ca6:	42ac      	cmp	r4, r5
    8ca8:	d301      	bcc.n	8cae <statics_init+0x2e>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    8caa:	2000      	movs	r0, #0
    8cac:	bd70      	pop	{r4, r5, r6, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    8cae:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    8cb2:	4620      	mov	r0, r4
    8cb4:	f000 ff21 	bl	9afa <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8cb8:	3418      	adds	r4, #24
    8cba:	e7e5      	b.n	8c88 <statics_init+0x8>
    8cbc:	20000258 	.word	0x20000258
    8cc0:	20000270 	.word	0x20000270
    8cc4:	0000ba10 	.word	0x0000ba10
    8cc8:	0000ba32 	.word	0x0000ba32
    8ccc:	0000a246 	.word	0x0000a246
    8cd0:	0000b5b9 	.word	0x0000b5b9

00008cd4 <guideLineSearch>:
#include "img_algo.h"

/* Function that detects he position and agle of the guideline */
void guideLineSearch(uint8_t imageBuf[IMGHEIGHT][IMGWIDTH], uint16_t* pos, float* angle) {
    8cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8cd6:	2400      	movs	r4, #0
    8cd8:	460d      	mov	r5, r1
    8cda:	4617      	mov	r7, r2
    8cdc:	4626      	mov	r6, r4
    8cde:	4623      	mov	r3, r4
    uint16_t x_gn = 0;
    uint16_t x_gf = GN - 1;
    /* Iterate through GN and GF to discover the position of the guidelines */
    for(uint16_t i = GF; i <= GN; i += GN - 1){
        for(uint16_t j = 0; j < IMGWIDTH; j++){
            if(imageBuf[i][j] == GUIDELINE_COLOR){
    8ce0:	5cc2      	ldrb	r2, [r0, r3]
    8ce2:	2aff      	cmp	r2, #255	; 0xff
    8ce4:	d01b      	beq.n	8d1e <guideLineSearch+0x4a>
        for(uint16_t j = 0; j < IMGWIDTH; j++){
    8ce6:	3301      	adds	r3, #1
    8ce8:	2b10      	cmp	r3, #16
    8cea:	d1f9      	bne.n	8ce0 <guideLineSearch+0xc>
    8cec:	30ef      	adds	r0, #239	; 0xef
void guideLineSearch(uint8_t imageBuf[IMGHEIGHT][IMGWIDTH], uint16_t* pos, float* angle) {
    8cee:	2300      	movs	r3, #0
            if(imageBuf[i][j] == GUIDELINE_COLOR){
    8cf0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    8cf4:	2aff      	cmp	r2, #255	; 0xff
    8cf6:	d014      	beq.n	8d22 <guideLineSearch+0x4e>
        for(uint16_t j = 0; j < IMGWIDTH; j++){
    8cf8:	3301      	adds	r3, #1
    8cfa:	2b10      	cmp	r3, #16
    8cfc:	d1f8      	bne.n	8cf0 <guideLineSearch+0x1c>
        }
    }
    /* When the guideline is vertical the angle is 0 rad, positive angles are associated with a tilt to the right 
    and negative angles to a tilt to the left 
    Calculation of angle between the two points in radians */
    *angle = atan2(pos_gf - pos_gn, x_gf - x_gn);
    8cfe:	1ba0      	subs	r0, r4, r6
    8d00:	f7f7 fb50 	bl	3a4 <__aeabi_i2d>
    8d04:	4b08      	ldr	r3, [pc, #32]	; (8d28 <guideLineSearch+0x54>)
    8d06:	2200      	movs	r2, #0
    8d08:	f000 ff13 	bl	9b32 <atan2>
    8d0c:	f7f7 fdc6 	bl	89c <__aeabi_d2f>
    /* Computing of the position */
    *pos = ((pos_gn + 1) * 100) / IMGWIDTH;
    8d10:	2364      	movs	r3, #100	; 0x64
    8d12:	fb06 3303 	mla	r3, r6, r3, r3
    8d16:	111b      	asrs	r3, r3, #4
    *angle = atan2(pos_gf - pos_gn, x_gf - x_gn);
    8d18:	6038      	str	r0, [r7, #0]
    *pos = ((pos_gn + 1) * 100) / IMGWIDTH;
    8d1a:	802b      	strh	r3, [r5, #0]
}
    8d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8d1e:	b29c      	uxth	r4, r3
    8d20:	e7e4      	b.n	8cec <guideLineSearch+0x18>
    8d22:	b29e      	uxth	r6, r3
    8d24:	e7eb      	b.n	8cfe <guideLineSearch+0x2a>
    8d26:	bf00      	nop
    8d28:	402e0000 	.word	0x402e0000

00008d2c <nrf_cc3xx_platform_init_no_rng>:
    8d2c:	b510      	push	{r4, lr}
    8d2e:	4c0a      	ldr	r4, [pc, #40]	; (8d58 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    8d30:	6823      	ldr	r3, [r4, #0]
    8d32:	b11b      	cbz	r3, 8d3c <nrf_cc3xx_platform_init_no_rng+0x10>
    8d34:	2301      	movs	r3, #1
    8d36:	6023      	str	r3, [r4, #0]
    8d38:	2000      	movs	r0, #0
    8d3a:	bd10      	pop	{r4, pc}
    8d3c:	f000 f8ce 	bl	8edc <CC_LibInitNoRng>
    8d40:	2800      	cmp	r0, #0
    8d42:	d0f7      	beq.n	8d34 <nrf_cc3xx_platform_init_no_rng+0x8>
    8d44:	3801      	subs	r0, #1
    8d46:	2806      	cmp	r0, #6
    8d48:	d803      	bhi.n	8d52 <nrf_cc3xx_platform_init_no_rng+0x26>
    8d4a:	4b04      	ldr	r3, [pc, #16]	; (8d5c <nrf_cc3xx_platform_init_no_rng+0x30>)
    8d4c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    8d50:	bd10      	pop	{r4, pc}
    8d52:	4803      	ldr	r0, [pc, #12]	; (8d60 <nrf_cc3xx_platform_init_no_rng+0x34>)
    8d54:	bd10      	pop	{r4, pc}
    8d56:	bf00      	nop
    8d58:	20000d38 	.word	0x20000d38
    8d5c:	0000a114 	.word	0x0000a114
    8d60:	ffff8ffe 	.word	0xffff8ffe

00008d64 <nrf_cc3xx_platform_abort>:
    8d64:	f3bf 8f4f 	dsb	sy
    8d68:	4905      	ldr	r1, [pc, #20]	; (8d80 <nrf_cc3xx_platform_abort+0x1c>)
    8d6a:	4b06      	ldr	r3, [pc, #24]	; (8d84 <nrf_cc3xx_platform_abort+0x20>)
    8d6c:	68ca      	ldr	r2, [r1, #12]
    8d6e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    8d72:	4313      	orrs	r3, r2
    8d74:	60cb      	str	r3, [r1, #12]
    8d76:	f3bf 8f4f 	dsb	sy
    8d7a:	bf00      	nop
    8d7c:	e7fd      	b.n	8d7a <nrf_cc3xx_platform_abort+0x16>
    8d7e:	bf00      	nop
    8d80:	e000ed00 	.word	0xe000ed00
    8d84:	05fa0004 	.word	0x05fa0004

00008d88 <CC_PalAbort>:
    8d88:	b410      	push	{r4}
    8d8a:	4b09      	ldr	r3, [pc, #36]	; (8db0 <CC_PalAbort+0x28>)
    8d8c:	4909      	ldr	r1, [pc, #36]	; (8db4 <CC_PalAbort+0x2c>)
    8d8e:	4c0a      	ldr	r4, [pc, #40]	; (8db8 <CC_PalAbort+0x30>)
    8d90:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    8d94:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    8d98:	6849      	ldr	r1, [r1, #4]
    8d9a:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    8d9e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    8da2:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    8da6:	2300      	movs	r3, #0
    8da8:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    8dac:	bc10      	pop	{r4}
    8dae:	4708      	bx	r1
    8db0:	5002b000 	.word	0x5002b000
    8db4:	200000e4 	.word	0x200000e4
    8db8:	5002a000 	.word	0x5002a000

00008dbc <nrf_cc3xx_platform_set_abort>:
    8dbc:	e9d0 1200 	ldrd	r1, r2, [r0]
    8dc0:	4b01      	ldr	r3, [pc, #4]	; (8dc8 <nrf_cc3xx_platform_set_abort+0xc>)
    8dc2:	e9c3 1200 	strd	r1, r2, [r3]
    8dc6:	4770      	bx	lr
    8dc8:	200000e4 	.word	0x200000e4

00008dcc <mutex_free>:
    8dcc:	b510      	push	{r4, lr}
    8dce:	4604      	mov	r4, r0
    8dd0:	b130      	cbz	r0, 8de0 <mutex_free+0x14>
    8dd2:	6863      	ldr	r3, [r4, #4]
    8dd4:	06db      	lsls	r3, r3, #27
    8dd6:	d502      	bpl.n	8dde <mutex_free+0x12>
    8dd8:	2300      	movs	r3, #0
    8dda:	6023      	str	r3, [r4, #0]
    8ddc:	6063      	str	r3, [r4, #4]
    8dde:	bd10      	pop	{r4, pc}
    8de0:	4b02      	ldr	r3, [pc, #8]	; (8dec <mutex_free+0x20>)
    8de2:	4803      	ldr	r0, [pc, #12]	; (8df0 <mutex_free+0x24>)
    8de4:	685b      	ldr	r3, [r3, #4]
    8de6:	4798      	blx	r3
    8de8:	e7f3      	b.n	8dd2 <mutex_free+0x6>
    8dea:	bf00      	nop
    8dec:	200000e4 	.word	0x200000e4
    8df0:	0000a130 	.word	0x0000a130

00008df4 <mutex_lock>:
    8df4:	b1b0      	cbz	r0, 8e24 <mutex_lock+0x30>
    8df6:	6843      	ldr	r3, [r0, #4]
    8df8:	b193      	cbz	r3, 8e20 <mutex_lock+0x2c>
    8dfa:	06db      	lsls	r3, r3, #27
    8dfc:	d50e      	bpl.n	8e1c <mutex_lock+0x28>
    8dfe:	2301      	movs	r3, #1
    8e00:	e850 2f00 	ldrex	r2, [r0]
    8e04:	4619      	mov	r1, r3
    8e06:	e840 1c00 	strex	ip, r1, [r0]
    8e0a:	f09c 0f00 	teq	ip, #0
    8e0e:	d1f7      	bne.n	8e00 <mutex_lock+0xc>
    8e10:	2a01      	cmp	r2, #1
    8e12:	d0f5      	beq.n	8e00 <mutex_lock+0xc>
    8e14:	f3bf 8f5f 	dmb	sy
    8e18:	2000      	movs	r0, #0
    8e1a:	4770      	bx	lr
    8e1c:	4803      	ldr	r0, [pc, #12]	; (8e2c <mutex_lock+0x38>)
    8e1e:	4770      	bx	lr
    8e20:	4803      	ldr	r0, [pc, #12]	; (8e30 <mutex_lock+0x3c>)
    8e22:	4770      	bx	lr
    8e24:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8e28:	4770      	bx	lr
    8e2a:	bf00      	nop
    8e2c:	ffff8fe9 	.word	0xffff8fe9
    8e30:	ffff8fea 	.word	0xffff8fea

00008e34 <mutex_unlock>:
    8e34:	b168      	cbz	r0, 8e52 <mutex_unlock+0x1e>
    8e36:	6843      	ldr	r3, [r0, #4]
    8e38:	b13b      	cbz	r3, 8e4a <mutex_unlock+0x16>
    8e3a:	06db      	lsls	r3, r3, #27
    8e3c:	d507      	bpl.n	8e4e <mutex_unlock+0x1a>
    8e3e:	f3bf 8f5f 	dmb	sy
    8e42:	2300      	movs	r3, #0
    8e44:	6003      	str	r3, [r0, #0]
    8e46:	4618      	mov	r0, r3
    8e48:	4770      	bx	lr
    8e4a:	4803      	ldr	r0, [pc, #12]	; (8e58 <mutex_unlock+0x24>)
    8e4c:	4770      	bx	lr
    8e4e:	4803      	ldr	r0, [pc, #12]	; (8e5c <mutex_unlock+0x28>)
    8e50:	4770      	bx	lr
    8e52:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8e56:	4770      	bx	lr
    8e58:	ffff8fea 	.word	0xffff8fea
    8e5c:	ffff8fe9 	.word	0xffff8fe9

00008e60 <mutex_init>:
    8e60:	b510      	push	{r4, lr}
    8e62:	4604      	mov	r4, r0
    8e64:	b120      	cbz	r0, 8e70 <mutex_init+0x10>
    8e66:	2200      	movs	r2, #0
    8e68:	2311      	movs	r3, #17
    8e6a:	6022      	str	r2, [r4, #0]
    8e6c:	6063      	str	r3, [r4, #4]
    8e6e:	bd10      	pop	{r4, pc}
    8e70:	4801      	ldr	r0, [pc, #4]	; (8e78 <mutex_init+0x18>)
    8e72:	f7ff ff89 	bl	8d88 <CC_PalAbort>
    8e76:	e7f6      	b.n	8e66 <mutex_init+0x6>
    8e78:	0000a158 	.word	0x0000a158

00008e7c <nrf_cc3xx_platform_set_mutexes>:
    8e7c:	b570      	push	{r4, r5, r6, lr}
    8e7e:	e9d0 2300 	ldrd	r2, r3, [r0]
    8e82:	4c13      	ldr	r4, [pc, #76]	; (8ed0 <nrf_cc3xx_platform_set_mutexes+0x54>)
    8e84:	4d13      	ldr	r5, [pc, #76]	; (8ed4 <nrf_cc3xx_platform_set_mutexes+0x58>)
    8e86:	6063      	str	r3, [r4, #4]
    8e88:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    8e8c:	e9c4 3002 	strd	r3, r0, [r4, #8]
    8e90:	6022      	str	r2, [r4, #0]
    8e92:	4b11      	ldr	r3, [pc, #68]	; (8ed8 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    8e94:	6808      	ldr	r0, [r1, #0]
    8e96:	6018      	str	r0, [r3, #0]
    8e98:	6848      	ldr	r0, [r1, #4]
    8e9a:	6058      	str	r0, [r3, #4]
    8e9c:	6888      	ldr	r0, [r1, #8]
    8e9e:	6098      	str	r0, [r3, #8]
    8ea0:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    8ea4:	60d8      	str	r0, [r3, #12]
    8ea6:	6119      	str	r1, [r3, #16]
    8ea8:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    8eac:	06db      	lsls	r3, r3, #27
    8eae:	d50d      	bpl.n	8ecc <nrf_cc3xx_platform_set_mutexes+0x50>
    8eb0:	2300      	movs	r3, #0
    8eb2:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    8eb6:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    8eba:	f505 708a 	add.w	r0, r5, #276	; 0x114
    8ebe:	4790      	blx	r2
    8ec0:	6823      	ldr	r3, [r4, #0]
    8ec2:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    8ec6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8eca:	4718      	bx	r3
    8ecc:	bd70      	pop	{r4, r5, r6, pc}
    8ece:	bf00      	nop
    8ed0:	200000f4 	.word	0x200000f4
    8ed4:	20000d50 	.word	0x20000d50
    8ed8:	20000104 	.word	0x20000104

00008edc <CC_LibInitNoRng>:
    8edc:	b538      	push	{r3, r4, r5, lr}
    8ede:	f000 f82f 	bl	8f40 <CC_HalInit>
    8ee2:	b120      	cbz	r0, 8eee <CC_LibInitNoRng+0x12>
    8ee4:	2403      	movs	r4, #3
    8ee6:	f000 f863 	bl	8fb0 <CC_PalTerminate>
    8eea:	4620      	mov	r0, r4
    8eec:	bd38      	pop	{r3, r4, r5, pc}
    8eee:	f000 f831 	bl	8f54 <CC_PalInit>
    8ef2:	b998      	cbnz	r0, 8f1c <CC_LibInitNoRng+0x40>
    8ef4:	f000 f8ac 	bl	9050 <CC_PalPowerSaveModeSelect>
    8ef8:	b998      	cbnz	r0, 8f22 <CC_LibInitNoRng+0x46>
    8efa:	4d0f      	ldr	r5, [pc, #60]	; (8f38 <CC_LibInitNoRng+0x5c>)
    8efc:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    8f00:	0e1b      	lsrs	r3, r3, #24
    8f02:	2bf0      	cmp	r3, #240	; 0xf0
    8f04:	d108      	bne.n	8f18 <CC_LibInitNoRng+0x3c>
    8f06:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    8f0a:	4b0c      	ldr	r3, [pc, #48]	; (8f3c <CC_LibInitNoRng+0x60>)
    8f0c:	429a      	cmp	r2, r3
    8f0e:	d00a      	beq.n	8f26 <CC_LibInitNoRng+0x4a>
    8f10:	2407      	movs	r4, #7
    8f12:	f000 f817 	bl	8f44 <CC_HalTerminate>
    8f16:	e7e6      	b.n	8ee6 <CC_LibInitNoRng+0xa>
    8f18:	2406      	movs	r4, #6
    8f1a:	e7fa      	b.n	8f12 <CC_LibInitNoRng+0x36>
    8f1c:	2404      	movs	r4, #4
    8f1e:	4620      	mov	r0, r4
    8f20:	bd38      	pop	{r3, r4, r5, pc}
    8f22:	2400      	movs	r4, #0
    8f24:	e7f5      	b.n	8f12 <CC_LibInitNoRng+0x36>
    8f26:	2001      	movs	r0, #1
    8f28:	f000 f892 	bl	9050 <CC_PalPowerSaveModeSelect>
    8f2c:	4604      	mov	r4, r0
    8f2e:	2800      	cmp	r0, #0
    8f30:	d1f7      	bne.n	8f22 <CC_LibInitNoRng+0x46>
    8f32:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    8f36:	e7d8      	b.n	8eea <CC_LibInitNoRng+0xe>
    8f38:	5002b000 	.word	0x5002b000
    8f3c:	20e00000 	.word	0x20e00000

00008f40 <CC_HalInit>:
    8f40:	2000      	movs	r0, #0
    8f42:	4770      	bx	lr

00008f44 <CC_HalTerminate>:
    8f44:	2000      	movs	r0, #0
    8f46:	4770      	bx	lr

00008f48 <CC_HalMaskInterrupt>:
    8f48:	4b01      	ldr	r3, [pc, #4]	; (8f50 <CC_HalMaskInterrupt+0x8>)
    8f4a:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    8f4e:	4770      	bx	lr
    8f50:	5002b000 	.word	0x5002b000

00008f54 <CC_PalInit>:
    8f54:	b510      	push	{r4, lr}
    8f56:	4811      	ldr	r0, [pc, #68]	; (8f9c <CC_PalInit+0x48>)
    8f58:	f000 f848 	bl	8fec <CC_PalMutexCreate>
    8f5c:	b100      	cbz	r0, 8f60 <CC_PalInit+0xc>
    8f5e:	bd10      	pop	{r4, pc}
    8f60:	480f      	ldr	r0, [pc, #60]	; (8fa0 <CC_PalInit+0x4c>)
    8f62:	f000 f843 	bl	8fec <CC_PalMutexCreate>
    8f66:	2800      	cmp	r0, #0
    8f68:	d1f9      	bne.n	8f5e <CC_PalInit+0xa>
    8f6a:	4c0e      	ldr	r4, [pc, #56]	; (8fa4 <CC_PalInit+0x50>)
    8f6c:	4620      	mov	r0, r4
    8f6e:	f000 f83d 	bl	8fec <CC_PalMutexCreate>
    8f72:	2800      	cmp	r0, #0
    8f74:	d1f3      	bne.n	8f5e <CC_PalInit+0xa>
    8f76:	4b0c      	ldr	r3, [pc, #48]	; (8fa8 <CC_PalInit+0x54>)
    8f78:	480c      	ldr	r0, [pc, #48]	; (8fac <CC_PalInit+0x58>)
    8f7a:	601c      	str	r4, [r3, #0]
    8f7c:	f000 f836 	bl	8fec <CC_PalMutexCreate>
    8f80:	4601      	mov	r1, r0
    8f82:	2800      	cmp	r0, #0
    8f84:	d1eb      	bne.n	8f5e <CC_PalInit+0xa>
    8f86:	f000 f82d 	bl	8fe4 <CC_PalDmaInit>
    8f8a:	4604      	mov	r4, r0
    8f8c:	b108      	cbz	r0, 8f92 <CC_PalInit+0x3e>
    8f8e:	4620      	mov	r0, r4
    8f90:	bd10      	pop	{r4, pc}
    8f92:	f000 f83f 	bl	9014 <CC_PalPowerSaveModeInit>
    8f96:	4620      	mov	r0, r4
    8f98:	e7fa      	b.n	8f90 <CC_PalInit+0x3c>
    8f9a:	bf00      	nop
    8f9c:	2000013c 	.word	0x2000013c
    8fa0:	20000130 	.word	0x20000130
    8fa4:	20000138 	.word	0x20000138
    8fa8:	20000140 	.word	0x20000140
    8fac:	20000134 	.word	0x20000134

00008fb0 <CC_PalTerminate>:
    8fb0:	b508      	push	{r3, lr}
    8fb2:	4808      	ldr	r0, [pc, #32]	; (8fd4 <CC_PalTerminate+0x24>)
    8fb4:	f000 f824 	bl	9000 <CC_PalMutexDestroy>
    8fb8:	4807      	ldr	r0, [pc, #28]	; (8fd8 <CC_PalTerminate+0x28>)
    8fba:	f000 f821 	bl	9000 <CC_PalMutexDestroy>
    8fbe:	4807      	ldr	r0, [pc, #28]	; (8fdc <CC_PalTerminate+0x2c>)
    8fc0:	f000 f81e 	bl	9000 <CC_PalMutexDestroy>
    8fc4:	4806      	ldr	r0, [pc, #24]	; (8fe0 <CC_PalTerminate+0x30>)
    8fc6:	f000 f81b 	bl	9000 <CC_PalMutexDestroy>
    8fca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8fce:	f000 b80b 	b.w	8fe8 <CC_PalDmaTerminate>
    8fd2:	bf00      	nop
    8fd4:	2000013c 	.word	0x2000013c
    8fd8:	20000130 	.word	0x20000130
    8fdc:	20000138 	.word	0x20000138
    8fe0:	20000134 	.word	0x20000134

00008fe4 <CC_PalDmaInit>:
    8fe4:	2000      	movs	r0, #0
    8fe6:	4770      	bx	lr

00008fe8 <CC_PalDmaTerminate>:
    8fe8:	4770      	bx	lr
    8fea:	bf00      	nop

00008fec <CC_PalMutexCreate>:
    8fec:	b508      	push	{r3, lr}
    8fee:	4b03      	ldr	r3, [pc, #12]	; (8ffc <CC_PalMutexCreate+0x10>)
    8ff0:	6802      	ldr	r2, [r0, #0]
    8ff2:	681b      	ldr	r3, [r3, #0]
    8ff4:	6810      	ldr	r0, [r2, #0]
    8ff6:	4798      	blx	r3
    8ff8:	2000      	movs	r0, #0
    8ffa:	bd08      	pop	{r3, pc}
    8ffc:	200000f4 	.word	0x200000f4

00009000 <CC_PalMutexDestroy>:
    9000:	b508      	push	{r3, lr}
    9002:	4b03      	ldr	r3, [pc, #12]	; (9010 <CC_PalMutexDestroy+0x10>)
    9004:	6802      	ldr	r2, [r0, #0]
    9006:	685b      	ldr	r3, [r3, #4]
    9008:	6810      	ldr	r0, [r2, #0]
    900a:	4798      	blx	r3
    900c:	2000      	movs	r0, #0
    900e:	bd08      	pop	{r3, pc}
    9010:	200000f4 	.word	0x200000f4

00009014 <CC_PalPowerSaveModeInit>:
    9014:	b570      	push	{r4, r5, r6, lr}
    9016:	4c09      	ldr	r4, [pc, #36]	; (903c <CC_PalPowerSaveModeInit+0x28>)
    9018:	4d09      	ldr	r5, [pc, #36]	; (9040 <CC_PalPowerSaveModeInit+0x2c>)
    901a:	6920      	ldr	r0, [r4, #16]
    901c:	68ab      	ldr	r3, [r5, #8]
    901e:	4798      	blx	r3
    9020:	b118      	cbz	r0, 902a <CC_PalPowerSaveModeInit+0x16>
    9022:	4b08      	ldr	r3, [pc, #32]	; (9044 <CC_PalPowerSaveModeInit+0x30>)
    9024:	4808      	ldr	r0, [pc, #32]	; (9048 <CC_PalPowerSaveModeInit+0x34>)
    9026:	685b      	ldr	r3, [r3, #4]
    9028:	4798      	blx	r3
    902a:	4a08      	ldr	r2, [pc, #32]	; (904c <CC_PalPowerSaveModeInit+0x38>)
    902c:	68eb      	ldr	r3, [r5, #12]
    902e:	6920      	ldr	r0, [r4, #16]
    9030:	2100      	movs	r1, #0
    9032:	6011      	str	r1, [r2, #0]
    9034:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    9038:	4718      	bx	r3
    903a:	bf00      	nop
    903c:	20000104 	.word	0x20000104
    9040:	200000f4 	.word	0x200000f4
    9044:	200000e4 	.word	0x200000e4
    9048:	0000a17c 	.word	0x0000a17c
    904c:	20000d4c 	.word	0x20000d4c

00009050 <CC_PalPowerSaveModeSelect>:
    9050:	b570      	push	{r4, r5, r6, lr}
    9052:	4d1b      	ldr	r5, [pc, #108]	; (90c0 <CC_PalPowerSaveModeSelect+0x70>)
    9054:	4e1b      	ldr	r6, [pc, #108]	; (90c4 <CC_PalPowerSaveModeSelect+0x74>)
    9056:	4604      	mov	r4, r0
    9058:	68b2      	ldr	r2, [r6, #8]
    905a:	6928      	ldr	r0, [r5, #16]
    905c:	4790      	blx	r2
    905e:	b9f8      	cbnz	r0, 90a0 <CC_PalPowerSaveModeSelect+0x50>
    9060:	b15c      	cbz	r4, 907a <CC_PalPowerSaveModeSelect+0x2a>
    9062:	4c19      	ldr	r4, [pc, #100]	; (90c8 <CC_PalPowerSaveModeSelect+0x78>)
    9064:	6823      	ldr	r3, [r4, #0]
    9066:	b1b3      	cbz	r3, 9096 <CC_PalPowerSaveModeSelect+0x46>
    9068:	2b01      	cmp	r3, #1
    906a:	d01b      	beq.n	90a4 <CC_PalPowerSaveModeSelect+0x54>
    906c:	3b01      	subs	r3, #1
    906e:	6023      	str	r3, [r4, #0]
    9070:	6928      	ldr	r0, [r5, #16]
    9072:	68f3      	ldr	r3, [r6, #12]
    9074:	4798      	blx	r3
    9076:	2000      	movs	r0, #0
    9078:	bd70      	pop	{r4, r5, r6, pc}
    907a:	4c13      	ldr	r4, [pc, #76]	; (90c8 <CC_PalPowerSaveModeSelect+0x78>)
    907c:	6821      	ldr	r1, [r4, #0]
    907e:	b941      	cbnz	r1, 9092 <CC_PalPowerSaveModeSelect+0x42>
    9080:	4b12      	ldr	r3, [pc, #72]	; (90cc <CC_PalPowerSaveModeSelect+0x7c>)
    9082:	2201      	movs	r2, #1
    9084:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    9088:	4a11      	ldr	r2, [pc, #68]	; (90d0 <CC_PalPowerSaveModeSelect+0x80>)
    908a:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    908e:	2b00      	cmp	r3, #0
    9090:	d1fb      	bne.n	908a <CC_PalPowerSaveModeSelect+0x3a>
    9092:	3101      	adds	r1, #1
    9094:	6021      	str	r1, [r4, #0]
    9096:	68f3      	ldr	r3, [r6, #12]
    9098:	6928      	ldr	r0, [r5, #16]
    909a:	4798      	blx	r3
    909c:	2000      	movs	r0, #0
    909e:	bd70      	pop	{r4, r5, r6, pc}
    90a0:	480c      	ldr	r0, [pc, #48]	; (90d4 <CC_PalPowerSaveModeSelect+0x84>)
    90a2:	bd70      	pop	{r4, r5, r6, pc}
    90a4:	4a0a      	ldr	r2, [pc, #40]	; (90d0 <CC_PalPowerSaveModeSelect+0x80>)
    90a6:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    90aa:	2b00      	cmp	r3, #0
    90ac:	d1fb      	bne.n	90a6 <CC_PalPowerSaveModeSelect+0x56>
    90ae:	4a07      	ldr	r2, [pc, #28]	; (90cc <CC_PalPowerSaveModeSelect+0x7c>)
    90b0:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    90b4:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    90b8:	f7ff ff46 	bl	8f48 <CC_HalMaskInterrupt>
    90bc:	6823      	ldr	r3, [r4, #0]
    90be:	e7d5      	b.n	906c <CC_PalPowerSaveModeSelect+0x1c>
    90c0:	20000104 	.word	0x20000104
    90c4:	200000f4 	.word	0x200000f4
    90c8:	20000d4c 	.word	0x20000d4c
    90cc:	5002a000 	.word	0x5002a000
    90d0:	5002b000 	.word	0x5002b000
    90d4:	ffff8fe9 	.word	0xffff8fe9

000090d8 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    90d8:	4770      	bx	lr

000090da <thread_OBSC_code>:
}
    90da:	4770      	bx	lr

000090dc <k_uptime_get>:
{
    90dc:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
    90de:	f000 fd06 	bl	9aee <z_impl_k_uptime_ticks>
    90e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    90e6:	fba0 0302 	umull	r0, r3, r0, r2
    90ea:	fb02 3101 	mla	r1, r2, r1, r3
    90ee:	0bc0      	lsrs	r0, r0, #15
}
    90f0:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    90f4:	0bc9      	lsrs	r1, r1, #15
    90f6:	bd08      	pop	{r3, pc}

000090f8 <thread_OUTPUT_code>:
		/* Periodicity of task */
		k_msleep(5000);
	}
}

void thread_OUTPUT_code(void *argA , void *argB, void *argC){
    90f8:	4770      	bx	lr

000090fa <cbpprintf_external>:
}

int cbpprintf_external(cbprintf_cb out,
		       cbvprintf_exteral_formatter_func formatter,
		       void *ctx, void *packaged)
{
    90fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    90fe:	4607      	mov	r7, r0
    9100:	460e      	mov	r6, r1
    9102:	4690      	mov	r8, r2
	uint8_t *buf = packaged;
	char *fmt, *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
    9104:	461d      	mov	r5, r3
    9106:	b30b      	cbz	r3, 914c <cbpprintf_external+0x52>
	}

	/* Retrieve the size of the arg list and number of strings. */
	args_size = buf[0] * sizeof(int);
	s_nbr     = buf[1];
	ros_nbr   = buf[2];
    9108:	78ac      	ldrb	r4, [r5, #2]
	rws_nbr   = buf[3];
    910a:	78ea      	ldrb	r2, [r5, #3]
	s_nbr     = buf[1];
    910c:	f893 a001 	ldrb.w	sl, [r3, #1]

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr + rws_nbr);
    9110:	781b      	ldrb	r3, [r3, #0]
    9112:	4414      	add	r4, r2
    9114:	eb04 0483 	add.w	r4, r4, r3, lsl #2
    9118:	442c      	add	r4, r5

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
    911a:	f04f 0900 	mov.w	r9, #0
    911e:	45d1      	cmp	r9, sl
    9120:	d308      	bcc.n	9134 <cbpprintf_external+0x3a>
	return formatter(out, ctx, fmt, u.ap);
    9122:	686a      	ldr	r2, [r5, #4]
    9124:	f105 0308 	add.w	r3, r5, #8
    9128:	4641      	mov	r1, r8
    912a:	4638      	mov	r0, r7
    912c:	46b4      	mov	ip, r6
	/* skip past format string pointer */
	buf += sizeof(char *) * 2;

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, fmt, buf);
}
    912e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
    9132:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
    9134:	f814 3b01 	ldrb.w	r3, [r4], #1
		*ps = s;
    9138:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		s += strlen(s) + 1;
    913c:	4620      	mov	r0, r4
    913e:	f7f7 fdef 	bl	d20 <strlen>
    9142:	3001      	adds	r0, #1
    9144:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    9146:	f109 0901 	add.w	r9, r9, #1
    914a:	e7e8      	b.n	911e <cbpprintf_external+0x24>
}
    914c:	f06f 0015 	mvn.w	r0, #21
    9150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00009154 <sys_notify_validate>:
	if (notify == NULL) {
    9154:	4603      	mov	r3, r0
    9156:	b158      	cbz	r0, 9170 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    9158:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    915a:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    915e:	2a01      	cmp	r2, #1
    9160:	d003      	beq.n	916a <sys_notify_validate+0x16>
    9162:	2a03      	cmp	r2, #3
    9164:	d104      	bne.n	9170 <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
    9166:	6802      	ldr	r2, [r0, #0]
    9168:	b112      	cbz	r2, 9170 <sys_notify_validate+0x1c>
		notify->result = 0;
    916a:	2000      	movs	r0, #0
    916c:	6098      	str	r0, [r3, #8]
    916e:	4770      	bx	lr
    9170:	f06f 0015 	mvn.w	r0, #21
}
    9174:	4770      	bx	lr

00009176 <arch_printk_char_out>:
}
    9176:	2000      	movs	r0, #0
    9178:	4770      	bx	lr

0000917a <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		z_log_vprintk(fmt, ap);
    917a:	f000 b8f7 	b.w	936c <z_log_vprintk>

0000917e <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    917e:	b40f      	push	{r0, r1, r2, r3}
    9180:	b507      	push	{r0, r1, r2, lr}
    9182:	a904      	add	r1, sp, #16
    9184:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    9188:	9101      	str	r1, [sp, #4]
		z_log_vprintk(fmt, ap);
    918a:	f000 f8ef 	bl	936c <z_log_vprintk>

	vprintk(fmt, ap);

	va_end(ap);
}
    918e:	b003      	add	sp, #12
    9190:	f85d eb04 	ldr.w	lr, [sp], #4
    9194:	b004      	add	sp, #16
    9196:	4770      	bx	lr

00009198 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    9198:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    919a:	f013 0307 	ands.w	r3, r3, #7
    919e:	d105      	bne.n	91ac <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    91a0:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    91a2:	2b00      	cmp	r3, #0
    91a4:	bf0c      	ite	eq
    91a6:	2000      	moveq	r0, #0
    91a8:	2003      	movne	r0, #3
    91aa:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    91ac:	2b02      	cmp	r3, #2
    91ae:	d105      	bne.n	91bc <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    91b0:	8bc0      	ldrh	r0, [r0, #30]
    91b2:	fab0 f080 	clz	r0, r0
    91b6:	0940      	lsrs	r0, r0, #5
    91b8:	0080      	lsls	r0, r0, #2
    91ba:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    91bc:	2b01      	cmp	r3, #1
    91be:	d105      	bne.n	91cc <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    91c0:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    91c2:	2b00      	cmp	r3, #0
    91c4:	bf0c      	ite	eq
    91c6:	2000      	moveq	r0, #0
    91c8:	2005      	movne	r0, #5
    91ca:	4770      	bx	lr
	int evt = EVT_NOP;
    91cc:	2000      	movs	r0, #0
}
    91ce:	4770      	bx	lr

000091d0 <validate_args>:
{
    91d0:	b510      	push	{r4, lr}
    91d2:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    91d4:	b100      	cbz	r0, 91d8 <validate_args+0x8>
    91d6:	b911      	cbnz	r1, 91de <validate_args+0xe>
		return -EINVAL;
    91d8:	f06f 0015 	mvn.w	r0, #21
}
    91dc:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
    91de:	1d08      	adds	r0, r1, #4
    91e0:	f7ff ffb8 	bl	9154 <sys_notify_validate>
	if ((rv == 0)
    91e4:	2800      	cmp	r0, #0
    91e6:	d1f9      	bne.n	91dc <validate_args+0xc>
	    && ((cli->notify.flags
    91e8:	68a3      	ldr	r3, [r4, #8]
    91ea:	2b03      	cmp	r3, #3
    91ec:	d9f6      	bls.n	91dc <validate_args+0xc>
    91ee:	e7f3      	b.n	91d8 <validate_args+0x8>

000091f0 <notify_one>:
{
    91f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    91f4:	460d      	mov	r5, r1
    91f6:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    91f8:	4619      	mov	r1, r3
    91fa:	1d28      	adds	r0, r5, #4
{
    91fc:	4690      	mov	r8, r2
    91fe:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    9200:	f7f8 fb18 	bl	1834 <sys_notify_finalize>
	if (cb) {
    9204:	4604      	mov	r4, r0
    9206:	b138      	cbz	r0, 9218 <notify_one+0x28>
		cb(mgr, cli, state, res);
    9208:	4633      	mov	r3, r6
    920a:	4642      	mov	r2, r8
    920c:	4629      	mov	r1, r5
    920e:	4638      	mov	r0, r7
    9210:	46a4      	mov	ip, r4
}
    9212:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    9216:	4760      	bx	ip
}
    9218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000921c <onoff_manager_init>:
{
    921c:	b538      	push	{r3, r4, r5, lr}
    921e:	460c      	mov	r4, r1
	if ((mgr == NULL)
    9220:	4605      	mov	r5, r0
    9222:	b158      	cbz	r0, 923c <onoff_manager_init+0x20>
	    || (transitions == NULL)
    9224:	b151      	cbz	r1, 923c <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    9226:	680b      	ldr	r3, [r1, #0]
    9228:	b143      	cbz	r3, 923c <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    922a:	684b      	ldr	r3, [r1, #4]
    922c:	b133      	cbz	r3, 923c <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    922e:	2220      	movs	r2, #32
    9230:	2100      	movs	r1, #0
    9232:	f000 fc92 	bl	9b5a <memset>
    9236:	612c      	str	r4, [r5, #16]
	return 0;
    9238:	2000      	movs	r0, #0
}
    923a:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    923c:	f06f 0015 	mvn.w	r0, #21
    9240:	e7fb      	b.n	923a <onoff_manager_init+0x1e>

00009242 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    9242:	4604      	mov	r4, r0
    9244:	b508      	push	{r3, lr}
    9246:	4608      	mov	r0, r1
    9248:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    924a:	461a      	mov	r2, r3
    924c:	47a0      	blx	r4
	return z_impl_z_current_get();
    924e:	f7ff f929 	bl	84a4 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    9252:	f7fb f8ff 	bl	4454 <z_impl_k_thread_abort>

00009256 <chunk_size>:
		return ((uint16_t *)cmem)[f];
    9256:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    925a:	8840      	ldrh	r0, [r0, #2]
}
    925c:	0840      	lsrs	r0, r0, #1
    925e:	4770      	bx	lr

00009260 <free_list_add>:
{
    9260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9262:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    9264:	f7ff fff7 	bl	9256 <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    9268:	fab0 f080 	clz	r0, r0
    926c:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    9270:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
    9274:	00ca      	lsls	r2, r1, #3
    9276:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    927a:	1d17      	adds	r7, r2, #4
{
    927c:	460c      	mov	r4, r1
    927e:	3206      	adds	r2, #6
    9280:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
    9282:	b956      	cbnz	r6, 929a <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    9284:	2101      	movs	r1, #1
    9286:	fa01 f000 	lsl.w	r0, r1, r0
    928a:	68d9      	ldr	r1, [r3, #12]
    928c:	4301      	orrs	r1, r0
    928e:	60d9      	str	r1, [r3, #12]
		b->next = c;
    9290:	f8cc 4010 	str.w	r4, [ip, #16]
    9294:	53dd      	strh	r5, [r3, r7]
    9296:	529d      	strh	r5, [r3, r2]
}
    9298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    929a:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    929c:	3104      	adds	r1, #4
    929e:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    92a0:	53d8      	strh	r0, [r3, r7]
    92a2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    92a6:	529e      	strh	r6, [r3, r2]
    92a8:	80c5      	strh	r5, [r0, #6]
    92aa:	525d      	strh	r5, [r3, r1]
    92ac:	e7f4      	b.n	9298 <free_list_add+0x38>

000092ae <_ldiv5>:
	uint32_t v_lo = *v;
    92ae:	e9d0 2100 	ldrd	r2, r1, [r0]
{
    92b2:	b530      	push	{r4, r5, lr}
	__asm__ ("" : "+r" (m));
    92b4:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
	result += (uint64_t)v_lo * m;
    92b8:	fba2 2403 	umull	r2, r4, r2, r3
    92bc:	18d5      	adds	r5, r2, r3
    92be:	eb43 0504 	adc.w	r5, r3, r4
	result += (uint64_t)v_hi * m;
    92c2:	fba1 1303 	umull	r1, r3, r1, r3
    92c6:	1852      	adds	r2, r2, r1
    92c8:	eb44 0403 	adc.w	r4, r4, r3
    92cc:	1952      	adds	r2, r2, r5
    92ce:	f144 0200 	adc.w	r2, r4, #0
	result += (uint64_t)v_hi * m;
    92d2:	1889      	adds	r1, r1, r2
    92d4:	f143 0300 	adc.w	r3, r3, #0
	*v = result;
    92d8:	e9c0 1300 	strd	r1, r3, [r0]
}
    92dc:	bd30      	pop	{r4, r5, pc}

000092de <_get_digit>:
	if (*digit_count > 0) {
    92de:	680a      	ldr	r2, [r1, #0]
    92e0:	2a00      	cmp	r2, #0
{
    92e2:	b510      	push	{r4, lr}
    92e4:	4603      	mov	r3, r0
	if (*digit_count > 0) {
    92e6:	dd0f      	ble.n	9308 <_get_digit+0x2a>
		--*digit_count;
    92e8:	3a01      	subs	r2, #1
    92ea:	600a      	str	r2, [r1, #0]
		*fr *= 10U;
    92ec:	681a      	ldr	r2, [r3, #0]
    92ee:	6844      	ldr	r4, [r0, #4]
    92f0:	200a      	movs	r0, #10
    92f2:	fba2 1200 	umull	r1, r2, r2, r0
    92f6:	fb00 2204 	mla	r2, r0, r4, r2
		rval = ((*fr >> 60) & 0xF) + '0';
    92fa:	0f10      	lsrs	r0, r2, #28
		*fr &= (BIT64(60) - 1U);
    92fc:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    9300:	e9c3 1200 	strd	r1, r2, [r3]
		rval = ((*fr >> 60) & 0xF) + '0';
    9304:	3030      	adds	r0, #48	; 0x30
}
    9306:	bd10      	pop	{r4, pc}
		rval = '0';
    9308:	2030      	movs	r0, #48	; 0x30
    930a:	e7fc      	b.n	9306 <_get_digit+0x28>

0000930c <outs>:
{
    930c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9310:	4607      	mov	r7, r0
    9312:	4688      	mov	r8, r1
    9314:	4615      	mov	r5, r2
    9316:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    9318:	4614      	mov	r4, r2
    931a:	42b4      	cmp	r4, r6
    931c:	d305      	bcc.n	932a <outs+0x1e>
    931e:	b10e      	cbz	r6, 9324 <outs+0x18>
	return (int)count;
    9320:	1b60      	subs	r0, r4, r5
    9322:	e008      	b.n	9336 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    9324:	7823      	ldrb	r3, [r4, #0]
    9326:	2b00      	cmp	r3, #0
    9328:	d0fa      	beq.n	9320 <outs+0x14>
		int rc = out((int)*sp++, ctx);
    932a:	f814 0b01 	ldrb.w	r0, [r4], #1
    932e:	4641      	mov	r1, r8
    9330:	47b8      	blx	r7
		if (rc < 0) {
    9332:	2800      	cmp	r0, #0
    9334:	daf1      	bge.n	931a <outs+0xe>
}
    9336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000933a <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    933a:	4040      	eors	r0, r0
    933c:	f380 8811 	msr	BASEPRI, r0
    9340:	f04f 0004 	mov.w	r0, #4
    9344:	df02      	svc	2
}
    9346:	4770      	bx	lr

00009348 <assert_print>:

void assert_print(const char *fmt, ...)
{
    9348:	b40f      	push	{r0, r1, r2, r3}
    934a:	b507      	push	{r0, r1, r2, lr}
    934c:	a904      	add	r1, sp, #16
    934e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    9352:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    9354:	f7ff ff11 	bl	917a <vprintk>

	va_end(ap);
}
    9358:	b003      	add	sp, #12
    935a:	f85d eb04 	ldr.w	lr, [sp], #4
    935e:	b004      	add	sp, #16
    9360:	4770      	bx	lr

00009362 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_MAKEFILE_EXPORTS, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    9362:	4770      	bx	lr

00009364 <default_get_timestamp>:
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    9364:	f000 b9c9 	b.w	96fa <sys_clock_cycle_get_32>

00009368 <dummy_timestamp>:
static log_timestamp_t dummy_timestamp(void)
    9368:	2000      	movs	r0, #0
    936a:	4770      	bx	lr

0000936c <z_log_vprintk>:
{
    936c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    936e:	2300      	movs	r3, #0
    9370:	e9cd 0102 	strd	r0, r1, [sp, #8]
    9374:	e9cd 3300 	strd	r3, r3, [sp]
    9378:	461a      	mov	r2, r3
    937a:	4619      	mov	r1, r3
    937c:	4618      	mov	r0, r3
    937e:	f7f9 ffc9 	bl	3314 <z_impl_z_log_msg2_runtime_vcreate>
}
    9382:	b005      	add	sp, #20
    9384:	f85d fb04 	ldr.w	pc, [sp], #4

00009388 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
    9388:	b508      	push	{r3, lr}
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		log_init();
    938a:	f7f9 fd1f 	bl	2dcc <log_init>
	}

	return 0;
}
    938e:	2000      	movs	r0, #0
    9390:	bd08      	pop	{r3, pc}

00009392 <z_log_get_tag>:
}
    9392:	2000      	movs	r0, #0
    9394:	4770      	bx	lr

00009396 <out_func>:
{
    9396:	b507      	push	{r0, r1, r2, lr}
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    9398:	e9d1 3200 	ldrd	r3, r2, [r1]
		char x = (char)c;
    939c:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    93a0:	6852      	ldr	r2, [r2, #4]
    93a2:	2101      	movs	r1, #1
    93a4:	f10d 0007 	add.w	r0, sp, #7
    93a8:	4798      	blx	r3
}
    93aa:	2000      	movs	r0, #0
    93ac:	b003      	add	sp, #12
    93ae:	f85d fb04 	ldr.w	pc, [sp], #4

000093b2 <cr_out_func>:
{
    93b2:	b538      	push	{r3, r4, r5, lr}
    93b4:	4605      	mov	r5, r0
    93b6:	460c      	mov	r4, r1
	out_func(c, ctx);
    93b8:	f7ff ffed 	bl	9396 <out_func>
	if (c == '\n') {
    93bc:	2d0a      	cmp	r5, #10
    93be:	d103      	bne.n	93c8 <cr_out_func+0x16>
		out_func((int)'\r', ctx);
    93c0:	4621      	mov	r1, r4
    93c2:	200d      	movs	r0, #13
    93c4:	f7ff ffe7 	bl	9396 <out_func>
}
    93c8:	2000      	movs	r0, #0
    93ca:	bd38      	pop	{r3, r4, r5, pc}

000093cc <buffer_write>:
{
    93cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    93ce:	4606      	mov	r6, r0
    93d0:	460d      	mov	r5, r1
    93d2:	4614      	mov	r4, r2
    93d4:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
    93d6:	4621      	mov	r1, r4
    93d8:	4628      	mov	r0, r5
    93da:	463a      	mov	r2, r7
    93dc:	47b0      	blx	r6
	} while (len != 0);
    93de:	1a24      	subs	r4, r4, r0
		buf += processed;
    93e0:	4405      	add	r5, r0
	} while (len != 0);
    93e2:	d1f8      	bne.n	93d6 <buffer_write+0xa>
}
    93e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000093e6 <log_output_flush>:
		     output->control_block->offset,
    93e6:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    93e8:	6881      	ldr	r1, [r0, #8]
{
    93ea:	b510      	push	{r4, lr}
    93ec:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
    93ee:	e9d2 2300 	ldrd	r2, r3, [r2]
    93f2:	6800      	ldr	r0, [r0, #0]
    93f4:	f7ff ffea 	bl	93cc <buffer_write>
	output->control_block->offset = 0;
    93f8:	6863      	ldr	r3, [r4, #4]
    93fa:	2200      	movs	r2, #0
    93fc:	601a      	str	r2, [r3, #0]
}
    93fe:	bd10      	pop	{r4, pc}

00009400 <z_log_msg2_finalize>:
{
    9400:	b570      	push	{r4, r5, r6, lr}
    9402:	460e      	mov	r6, r1
    9404:	4615      	mov	r5, r2
    9406:	4619      	mov	r1, r3
    9408:	f3c2 42cb 	ubfx	r2, r2, #19, #12
	if (!msg) {
    940c:	4604      	mov	r4, r0
    940e:	b918      	cbnz	r0, 9418 <z_log_msg2_finalize+0x18>
}
    9410:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
    9414:	f7f9 bd40 	b.w	2e98 <z_log_dropped>
	if (data) {
    9418:	b12b      	cbz	r3, 9426 <z_log_msg2_finalize+0x26>
		uint8_t *d = msg->data + desc.package_len;
    941a:	3010      	adds	r0, #16
    941c:	f3c5 2349 	ubfx	r3, r5, #9, #10
    9420:	4418      	add	r0, r3
    9422:	f000 fb8c 	bl	9b3e <memcpy>
	msg->hdr.source = source;
    9426:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg2_commit(msg);
    942a:	4620      	mov	r0, r4
}
    942c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg2_commit(msg);
    9430:	f7f9 bd50 	b.w	2ed4 <z_log_msg2_commit>

00009434 <abort_function>:
{
    9434:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    9436:	2000      	movs	r0, #0
    9438:	f7f9 fc6e 	bl	2d18 <sys_reboot>

0000943c <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    943c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    943e:	ab0b      	add	r3, sp, #44	; 0x2c
    9440:	9305      	str	r3, [sp, #20]
    9442:	9303      	str	r3, [sp, #12]
    9444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9446:	9302      	str	r3, [sp, #8]
    9448:	2300      	movs	r3, #0
    944a:	e9cd 3300 	strd	r3, r3, [sp]
    944e:	2201      	movs	r2, #1
    9450:	4618      	mov	r0, r3
    9452:	f7f9 ff5f 	bl	3314 <z_impl_z_log_msg2_runtime_vcreate>
}
    9456:	b007      	add	sp, #28
    9458:	f85d fb04 	ldr.w	pc, [sp], #4

0000945c <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    945c:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    945e:	6800      	ldr	r0, [r0, #0]
    9460:	f7fa bae4 	b.w	3a2c <z_arm_fatal_error>

00009464 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    9464:	2100      	movs	r1, #0
    9466:	2001      	movs	r0, #1
    9468:	f7fa bae0 	b.w	3a2c <z_arm_fatal_error>

0000946c <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    946c:	b508      	push	{r3, lr}
	handler();
    946e:	f7fa fb7d 	bl	3b6c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    9472:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    9476:	f7fa bc55 	b.w	3d24 <z_arm_exc_exit>

0000947a <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    947a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    947c:	ab0b      	add	r3, sp, #44	; 0x2c
    947e:	9305      	str	r3, [sp, #20]
    9480:	9303      	str	r3, [sp, #12]
    9482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9484:	9302      	str	r3, [sp, #8]
    9486:	2300      	movs	r3, #0
    9488:	e9cd 3300 	strd	r3, r3, [sp]
    948c:	2201      	movs	r2, #1
    948e:	4618      	mov	r0, r3
    9490:	f7f9 ff40 	bl	3314 <z_impl_z_log_msg2_runtime_vcreate>
}
    9494:	b007      	add	sp, #28
    9496:	f85d fb04 	ldr.w	pc, [sp], #4

0000949a <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    949a:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    949c:	ab0b      	add	r3, sp, #44	; 0x2c
    949e:	9305      	str	r3, [sp, #20]
    94a0:	9303      	str	r3, [sp, #12]
    94a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    94a4:	9302      	str	r3, [sp, #8]
    94a6:	2300      	movs	r3, #0
    94a8:	e9cd 3300 	strd	r3, r3, [sp]
    94ac:	2201      	movs	r2, #1
    94ae:	4618      	mov	r0, r3
    94b0:	f7f9 ff30 	bl	3314 <z_impl_z_log_msg2_runtime_vcreate>
}
    94b4:	b007      	add	sp, #28
    94b6:	f85d fb04 	ldr.w	pc, [sp], #4

000094ba <_stdout_hook_default>:
}
    94ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    94be:	4770      	bx	lr

000094c0 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    94c0:	2806      	cmp	r0, #6
    94c2:	d108      	bne.n	94d6 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    94c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    94c8:	2201      	movs	r2, #1
    94ca:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    94ce:	f3bf 8f4f 	dsb	sy
        __WFE();
    94d2:	bf20      	wfe
    while (true)
    94d4:	e7fd      	b.n	94d2 <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    94d6:	4770      	bx	lr

000094d8 <pm_state_exit_post_ops>:
    94d8:	2300      	movs	r3, #0
    94da:	f383 8811 	msr	BASEPRI, r3
    94de:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    94e2:	4770      	bx	lr

000094e4 <set_on_state>:
	__asm__ volatile(
    94e4:	f04f 0320 	mov.w	r3, #32
    94e8:	f3ef 8211 	mrs	r2, BASEPRI
    94ec:	f383 8812 	msr	BASEPRI_MAX, r3
    94f0:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    94f4:	6803      	ldr	r3, [r0, #0]
    94f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    94fa:	f043 0302 	orr.w	r3, r3, #2
    94fe:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    9500:	f382 8811 	msr	BASEPRI, r2
    9504:	f3bf 8f6f 	isb	sy
}
    9508:	4770      	bx	lr

0000950a <async_start>:
{
    950a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    950c:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    950e:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
    9510:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    9512:	f04f 0520 	mov.w	r5, #32
    9516:	f3ef 8611 	mrs	r6, BASEPRI
    951a:	f385 8812 	msr	BASEPRI_MAX, r5
    951e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    9522:	250c      	movs	r5, #12
    9524:	4369      	muls	r1, r5
    9526:	440c      	add	r4, r1
    9528:	6ca5      	ldr	r5, [r4, #72]	; 0x48
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    952a:	f005 0c07 	and.w	ip, r5, #7
    952e:	f1bc 0f01 	cmp.w	ip, #1
    9532:	d10b      	bne.n	954c <async_start+0x42>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    9534:	64a7      	str	r7, [r4, #72]	; 0x48
	__asm__ volatile(
    9536:	f386 8811 	msr	BASEPRI, r6
    953a:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
    953e:	e9c4 2310 	strd	r2, r3, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    9542:	6843      	ldr	r3, [r0, #4]
    9544:	585b      	ldr	r3, [r3, r1]
    9546:	4798      	blx	r3
	return 0;
    9548:	2000      	movs	r0, #0
}
    954a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    954c:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
    9550:	42af      	cmp	r7, r5
    9552:	f386 8811 	msr	BASEPRI, r6
    9556:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
    955a:	bf0c      	ite	eq
    955c:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
    9560:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    9564:	e7f1      	b.n	954a <async_start+0x40>

00009566 <api_start>:
{
    9566:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    9568:	2480      	movs	r4, #128	; 0x80
    956a:	9400      	str	r4, [sp, #0]
    956c:	f7ff ffcd 	bl	950a <async_start>
}
    9570:	b002      	add	sp, #8
    9572:	bd10      	pop	{r4, pc}

00009574 <onoff_started_callback>:
	return &data->mgr[type];
    9574:	6900      	ldr	r0, [r0, #16]
    9576:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    9578:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    957c:	2100      	movs	r1, #0
    957e:	4710      	bx	r2

00009580 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    9580:	2000      	movs	r0, #0
    9582:	f7fc bbd5 	b.w	5d30 <nrfx_clock_start>

00009586 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    9586:	2000      	movs	r0, #0
    9588:	f7fc bc36 	b.w	5df8 <nrfx_clock_stop>

0000958c <api_stop>:
	return stop(dev, subsys, CTX_API);
    958c:	2280      	movs	r2, #128	; 0x80
    958e:	f7fb b977 	b.w	4880 <stop>

00009592 <blocking_start_callback>:
{
    9592:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    9594:	f7fd bec4 	b.w	7320 <z_impl_k_sem_give>

00009598 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9598:	6843      	ldr	r3, [r0, #4]
    959a:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    959c:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    95a0:	600b      	str	r3, [r1, #0]
}
    95a2:	2000      	movs	r0, #0
    95a4:	4770      	bx	lr

000095a6 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    95a6:	6843      	ldr	r3, [r0, #4]
    95a8:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    95aa:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    95ae:	4042      	eors	r2, r0
    95b0:	400a      	ands	r2, r1
    95b2:	4042      	eors	r2, r0
    p_reg->OUT = value;
    95b4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    95b8:	2000      	movs	r0, #0
    95ba:	4770      	bx	lr

000095bc <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    95bc:	6843      	ldr	r3, [r0, #4]
    95be:	685b      	ldr	r3, [r3, #4]
}
    95c0:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    95c2:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    95c6:	4770      	bx	lr

000095c8 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    95c8:	6843      	ldr	r3, [r0, #4]
    95ca:	685b      	ldr	r3, [r3, #4]
}
    95cc:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    95ce:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    95d2:	4770      	bx	lr

000095d4 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    95d4:	6843      	ldr	r3, [r0, #4]
    95d6:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    95d8:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    95dc:	404b      	eors	r3, r1
    p_reg->OUT = value;
    95de:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    95e2:	2000      	movs	r0, #0
    95e4:	4770      	bx	lr

000095e6 <uarte_nrfx_config_get>:
	*cfg = data->uart_config;
    95e6:	6902      	ldr	r2, [r0, #16]
{
    95e8:	460b      	mov	r3, r1
	*cfg = data->uart_config;
    95ea:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    95ee:	e883 0003 	stmia.w	r3, {r0, r1}
}
    95f2:	2000      	movs	r0, #0
    95f4:	4770      	bx	lr

000095f6 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    95f6:	6843      	ldr	r3, [r0, #4]
    95f8:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    95fa:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    95fe:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    9602:	4770      	bx	lr

00009604 <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    9604:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = dev->data;
    9606:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    9608:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    960a:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    960e:	b148      	cbz	r0, 9624 <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    9610:	7c52      	ldrb	r2, [r2, #17]
    9612:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9614:	2000      	movs	r0, #0
    9616:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    961a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    961e:	2201      	movs	r2, #1
    9620:	601a      	str	r2, [r3, #0]
	return 0;
    9622:	4770      	bx	lr
		return -1;
    9624:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    9628:	4770      	bx	lr

0000962a <is_tx_ready.isra.0>:
	return config->uarte_regs;
    962a:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    962c:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    962e:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    9632:	b940      	cbnz	r0, 9646 <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    9634:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    9636:	079b      	lsls	r3, r3, #30
    9638:	d406      	bmi.n	9648 <is_tx_ready.isra.0+0x1e>
    963a:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    963e:	3800      	subs	r0, #0
    9640:	bf18      	it	ne
    9642:	2001      	movne	r0, #1
    9644:	4770      	bx	lr
    9646:	2001      	movs	r0, #1
}
    9648:	4770      	bx	lr

0000964a <uarte_nrfx_isr_int>:
	const struct uarte_nrfx_config *config = dev->config;
    964a:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    964c:	6813      	ldr	r3, [r2, #0]
    return p_reg->INTENSET & mask;
    964e:	f8d3 1304 	ldr.w	r1, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    9652:	05c9      	lsls	r1, r1, #23
    9654:	d518      	bpl.n	9688 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9656:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    965a:	b1a9      	cbz	r1, 9688 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    965c:	f04f 0020 	mov.w	r0, #32
    9660:	f3ef 8111 	mrs	r1, BASEPRI
    9664:	f380 8812 	msr	BASEPRI_MAX, r0
    9668:	f3bf 8f6f 	isb	sy
    966c:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    9670:	b130      	cbz	r0, 9680 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9672:	2000      	movs	r0, #0
    9674:	f8c3 0120 	str.w	r0, [r3, #288]	; 0x120
    9678:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    967c:	2001      	movs	r0, #1
    967e:	60d8      	str	r0, [r3, #12]
	__asm__ volatile(
    9680:	f381 8811 	msr	BASEPRI, r1
    9684:	f3bf 8f6f 	isb	sy
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    9688:	6852      	ldr	r2, [r2, #4]
    968a:	06d2      	lsls	r2, r2, #27
    968c:	d515      	bpl.n	96ba <uarte_nrfx_isr_int+0x70>
	__asm__ volatile(
    968e:	f04f 0120 	mov.w	r1, #32
    9692:	f3ef 8211 	mrs	r2, BASEPRI
    9696:	f381 8812 	msr	BASEPRI_MAX, r1
    969a:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    969e:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    96a2:	b111      	cbz	r1, 96aa <uarte_nrfx_isr_int+0x60>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    96a4:	2100      	movs	r1, #0
    96a6:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    96aa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    96ae:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    96b2:	f382 8811 	msr	BASEPRI, r2
    96b6:	f3bf 8f6f 	isb	sy
}
    96ba:	4770      	bx	lr

000096bc <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    96bc:	b510      	push	{r4, lr}
    96be:	2200      	movs	r2, #0
    96c0:	4604      	mov	r4, r0
    96c2:	2101      	movs	r1, #1
    96c4:	2028      	movs	r0, #40	; 0x28
    96c6:	f7fa fa1d 	bl	3b04 <z_arm_irq_priority_set>
    96ca:	2028      	movs	r0, #40	; 0x28
    96cc:	f7fa f9fe 	bl	3acc <arch_irq_enable>
    96d0:	4620      	mov	r0, r4
    96d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    96d6:	f7fb bd8b 	b.w	51f0 <uarte_instance_init.constprop.0>

000096da <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    96da:	b510      	push	{r4, lr}
    96dc:	2200      	movs	r2, #0
    96de:	4604      	mov	r4, r0
    96e0:	2101      	movs	r1, #1
    96e2:	2002      	movs	r0, #2
    96e4:	f7fa fa0e 	bl	3b04 <z_arm_irq_priority_set>
    96e8:	2002      	movs	r0, #2
    96ea:	f7fa f9ef 	bl	3acc <arch_irq_enable>
    96ee:	4620      	mov	r0, r4
    96f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    96f4:	f7fb bd7c 	b.w	51f0 <uarte_instance_init.constprop.0>

000096f8 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    96f8:	4770      	bx	lr

000096fa <sys_clock_cycle_get_32>:
{
    96fa:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    96fc:	f7fb fef0 	bl	54e0 <z_nrf_rtc_timer_read>
}
    9700:	bd08      	pop	{r3, pc}

00009702 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    9702:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
    9704:	6843      	ldr	r3, [r0, #4]
    9706:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    9708:	7a03      	ldrb	r3, [r0, #8]
    970a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    970e:	3b01      	subs	r3, #1
    9710:	00db      	lsls	r3, r3, #3
    9712:	6845      	ldr	r5, [r0, #4]
    9714:	6814      	ldr	r4, [r2, #0]
    9716:	441d      	add	r5, r3
    9718:	42ac      	cmp	r4, r5
    971a:	d902      	bls.n	9722 <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
    971c:	f06f 0001 	mvn.w	r0, #1
}
    9720:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
    9722:	7965      	ldrb	r5, [r4, #5]
    9724:	428d      	cmp	r5, r1
    9726:	d002      	beq.n	972e <pinctrl_lookup_state+0x2c>
		(*state)++;
    9728:	3408      	adds	r4, #8
    972a:	6014      	str	r4, [r2, #0]
    972c:	e7f1      	b.n	9712 <pinctrl_lookup_state+0x10>
			return 0;
    972e:	2000      	movs	r0, #0
    9730:	e7f6      	b.n	9720 <pinctrl_lookup_state+0x1e>

00009732 <nrf_gpio_pin_clear>:
{
    9732:	b507      	push	{r0, r1, r2, lr}
    9734:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9736:	a801      	add	r0, sp, #4
    9738:	f7fc f886 	bl	5848 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    973c:	9a01      	ldr	r2, [sp, #4]
    973e:	2301      	movs	r3, #1
    9740:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    9742:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
}
    9746:	b003      	add	sp, #12
    9748:	f85d fb04 	ldr.w	pc, [sp], #4

0000974c <nrf_gpio_pin_set>:
{
    974c:	b507      	push	{r0, r1, r2, lr}
    974e:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9750:	a801      	add	r0, sp, #4
    9752:	f7fc f879 	bl	5848 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    9756:	9a01      	ldr	r2, [sp, #4]
    9758:	2301      	movs	r3, #1
    975a:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    975c:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
    9760:	b003      	add	sp, #12
    9762:	f85d fb04 	ldr.w	pc, [sp], #4

00009766 <nrf_gpio_pin_write>:
    if (value == 0)
    9766:	b909      	cbnz	r1, 976c <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
    9768:	f7ff bfe3 	b.w	9732 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
    976c:	f7ff bfee 	b.w	974c <nrf_gpio_pin_set>

00009770 <nrf_pin_configure>:
 * @param input Pin input buffer connection.
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
    9770:	b573      	push	{r0, r1, r4, r5, r6, lr}
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    9772:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    9776:	2b00      	cmp	r3, #0
{
    9778:	4604      	mov	r4, r0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    977a:	f000 033f 	and.w	r3, r0, #63	; 0x3f
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    977e:	a801      	add	r0, sp, #4
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    9780:	bf0b      	itete	eq
    9782:	4615      	moveq	r5, r2
    9784:	2501      	movne	r5, #1
    9786:	460e      	moveq	r6, r1
    9788:	2600      	movne	r6, #0
	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    978a:	9301      	str	r3, [sp, #4]
    978c:	f7fc f85c 	bl	5848 <nrf_gpio_pin_port_decode>
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    9790:	f3c4 1381 	ubfx	r3, r4, #6, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
    9794:	f404 6470 	and.w	r4, r4, #3840	; 0xf00
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    9798:	ea44 0483 	orr.w	r4, r4, r3, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    979c:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    979e:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    97a0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    97a4:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
    97a8:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
    97ac:	b002      	add	sp, #8
    97ae:	bd70      	pop	{r4, r5, r6, pc}

000097b0 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    97b0:	b570      	push	{r4, r5, r6, lr}
    97b2:	4615      	mov	r5, r2
    97b4:	4604      	mov	r4, r0
    97b6:	eb00 0681 	add.w	r6, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    97ba:	42a6      	cmp	r6, r4
    97bc:	d101      	bne.n	97c2 <pinctrl_configure_pins+0x12>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    97be:	2000      	movs	r0, #0
}
    97c0:	bd70      	pop	{r4, r5, r6, pc}
		switch (NRF_GET_FUN(pins[i])) {
    97c2:	6823      	ldr	r3, [r4, #0]
    97c4:	0c1a      	lsrs	r2, r3, #16
    97c6:	2a22      	cmp	r2, #34	; 0x22
    97c8:	f200 808e 	bhi.w	98e8 <pinctrl_configure_pins+0x138>
    97cc:	e8df f002 	tbb	[pc, r2]
    97d0:	43241d12 	.word	0x43241d12
    97d4:	8c433929 	.word	0x8c433929
    97d8:	488c8c8c 	.word	0x488c8c8c
    97dc:	8c8c8c4d 	.word	0x8c8c8c4d
    97e0:	8c8c8c8c 	.word	0x8c8c8c8c
    97e4:	5e528c8c 	.word	0x5e528c8c
    97e8:	8c8c6863 	.word	0x8c8c6863
    97ec:	78736d8c 	.word	0x78736d8c
    97f0:	827d      	.short	0x827d
    97f2:	87          	.byte	0x87
    97f3:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    97f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    97f8:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    97fc:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_set(pin_number);
    97fe:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    9802:	f7ff ffa3 	bl	974c <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    9806:	2201      	movs	r2, #1
    9808:	e015      	b.n	9836 <pinctrl_configure_pins+0x86>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    980a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    980e:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    9812:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    9814:	2100      	movs	r1, #0
    9816:	e00f      	b.n	9838 <pinctrl_configure_pins+0x88>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    9818:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    981c:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
    9820:	e7ec      	b.n	97fc <pinctrl_configure_pins+0x4c>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    9822:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9826:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    982a:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_clear(pin_number);
    982c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    9830:	f7ff ff7f 	bl	9732 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    9834:	2200      	movs	r2, #0
    9836:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    9838:	6820      	ldr	r0, [r4, #0]
    983a:	f7ff ff99 	bl	9770 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    983e:	3404      	adds	r4, #4
    9840:	e7bb      	b.n	97ba <pinctrl_configure_pins+0xa>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    9842:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9846:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    984a:	6820      	ldr	r0, [r4, #0]
    984c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    9850:	f7ff ff6f 	bl	9732 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    9854:	e7d7      	b.n	9806 <pinctrl_configure_pins+0x56>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    9856:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    985a:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    985e:	e7d8      	b.n	9812 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    9860:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9864:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    9868:	e7d3      	b.n	9812 <pinctrl_configure_pins+0x62>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    986a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    986e:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
    9872:	e7ce      	b.n	9812 <pinctrl_configure_pins+0x62>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    9874:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9878:	f8c5 3560 	str.w	r3, [r5, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    987c:	6820      	ldr	r0, [r4, #0]
    987e:	f3c0 3140 	ubfx	r1, r0, #13, #1
    9882:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    9886:	f7ff ff6e 	bl	9766 <nrf_gpio_pin_write>
    988a:	e7bc      	b.n	9806 <pinctrl_configure_pins+0x56>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    988c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9890:	f8c5 3564 	str.w	r3, [r5, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    9894:	e7f2      	b.n	987c <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    9896:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    989a:	f8c5 3568 	str.w	r3, [r5, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    989e:	e7ed      	b.n	987c <pinctrl_configure_pins+0xcc>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    98a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    98a4:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
    98a8:	e7e8      	b.n	987c <pinctrl_configure_pins+0xcc>
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    98aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    98ae:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    98b2:	2201      	movs	r2, #1
    98b4:	e7ae      	b.n	9814 <pinctrl_configure_pins+0x64>
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    98b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    98ba:	f8c5 3528 	str.w	r3, [r5, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    98be:	e7f8      	b.n	98b2 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    98c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    98c4:	f8c5 3530 	str.w	r3, [r5, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    98c8:	e7f3      	b.n	98b2 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    98ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    98ce:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    98d2:	e7ee      	b.n	98b2 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    98d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    98d8:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    98dc:	e7e9      	b.n	98b2 <pinctrl_configure_pins+0x102>
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    98de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    98e2:	f8c5 353c 	str.w	r3, [r5, #1340]	; 0x53c
    98e6:	e7e4      	b.n	98b2 <pinctrl_configure_pins+0x102>
		switch (NRF_GET_FUN(pins[i])) {
    98e8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    98ec:	e768      	b.n	97c0 <pinctrl_configure_pins+0x10>

000098ee <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    98ee:	f7ff ba1d 	b.w	8d2c <nrf_cc3xx_platform_init_no_rng>

000098f2 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    98f2:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    98f4:	f7f9 ffb2 	bl	385c <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    98f8:	f7fa f864 	bl	39c4 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    98fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    9900:	f7ff ba14 	b.w	8d2c <nrf_cc3xx_platform_init_no_rng>

00009904 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    9904:	4700      	bx	r0

00009906 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    9906:	f000 b8f4 	b.w	9af2 <z_impl_k_busy_wait>

0000990a <nrf_gpio_pin_present_check>:
    switch (port)
    990a:	0943      	lsrs	r3, r0, #5
    990c:	d00b      	beq.n	9926 <nrf_gpio_pin_present_check+0x1c>
    uint32_t mask = 0;
    990e:	2b01      	cmp	r3, #1
    9910:	f64f 73ff 	movw	r3, #65535	; 0xffff
    9914:	bf18      	it	ne
    9916:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    9918:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    991c:	fa23 f000 	lsr.w	r0, r3, r0
}
    9920:	f000 0001 	and.w	r0, r0, #1
    9924:	4770      	bx	lr
    switch (port)
    9926:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    992a:	e7f5      	b.n	9918 <nrf_gpio_pin_present_check+0xe>

0000992c <pin_is_task_output>:
{
    992c:	b508      	push	{r3, lr}
    992e:	4602      	mov	r2, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    9930:	f7fc faca 	bl	5ec8 <pin_is_output>
    9934:	b110      	cbz	r0, 993c <pin_is_task_output+0x10>
    9936:	4610      	mov	r0, r2
    9938:	f7fc fab0 	bl	5e9c <pin_in_use_by_te>
}
    993c:	f000 0001 	and.w	r0, r0, #1
    9940:	bd08      	pop	{r3, pc}

00009942 <nrf_gpio_reconfigure>:
{
    9942:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    9946:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9948:	a801      	add	r0, sp, #4
{
    994a:	e9dd 5808 	ldrd	r5, r8, [sp, #32]
    994e:	460c      	mov	r4, r1
    9950:	4617      	mov	r7, r2
    9952:	461e      	mov	r6, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9954:	f7fc fae0 	bl	5f18 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9958:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    995a:	1e39      	subs	r1, r7, #0
    995c:	bf18      	it	ne
    995e:	2101      	movne	r1, #1
    9960:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9964:	1e23      	subs	r3, r4, #0
    9966:	bf18      	it	ne
    9968:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    996a:	2e00      	cmp	r6, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    996c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9970:	bf14      	ite	ne
    9972:	210c      	movne	r1, #12
    9974:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9976:	2d00      	cmp	r5, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9978:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    997c:	bf14      	ite	ne
    997e:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    9982:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9984:	f1b8 0f00 	cmp.w	r8, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9988:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    998c:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9990:	bf14      	ite	ne
    9992:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    9996:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9998:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    999a:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    999e:	b104      	cbz	r4, 99a2 <nrf_gpio_reconfigure+0x60>
    99a0:	7824      	ldrb	r4, [r4, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    99a2:	b10f      	cbz	r7, 99a8 <nrf_gpio_reconfigure+0x66>
    99a4:	783f      	ldrb	r7, [r7, #0]
    99a6:	007f      	lsls	r7, r7, #1
    99a8:	431c      	orrs	r4, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    99aa:	b10e      	cbz	r6, 99b0 <nrf_gpio_reconfigure+0x6e>
    99ac:	7836      	ldrb	r6, [r6, #0]
    99ae:	00b6      	lsls	r6, r6, #2
    99b0:	433c      	orrs	r4, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    99b2:	b18d      	cbz	r5, 99d8 <nrf_gpio_reconfigure+0x96>
    99b4:	7829      	ldrb	r1, [r5, #0]
    99b6:	0209      	lsls	r1, r1, #8
    99b8:	4334      	orrs	r4, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    99ba:	f1b8 0f00 	cmp.w	r8, #0
    99be:	d003      	beq.n	99c8 <nrf_gpio_reconfigure+0x86>
    99c0:	f898 8000 	ldrb.w	r8, [r8]
    99c4:	ea4f 4808 	mov.w	r8, r8, lsl #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    99c8:	4321      	orrs	r1, r4
    99ca:	ea41 0108 	orr.w	r1, r1, r8
    reg->PIN_CNF[pin_number] = cnf;
    99ce:	f8c0 1700 	str.w	r1, [r0, #1792]	; 0x700
}
    99d2:	b002      	add	sp, #8
    99d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    99d8:	4629      	mov	r1, r5
    99da:	e7ed      	b.n	99b8 <nrf_gpio_reconfigure+0x76>

000099dc <nrf_gpio_cfg_sense_set>:
{
    99dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    99de:	f10d 030f 	add.w	r3, sp, #15
    99e2:	9301      	str	r3, [sp, #4]
    99e4:	2300      	movs	r3, #0
{
    99e6:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    99ea:	9300      	str	r3, [sp, #0]
    99ec:	461a      	mov	r2, r3
    99ee:	4619      	mov	r1, r3
    99f0:	f7ff ffa7 	bl	9942 <nrf_gpio_reconfigure>
}
    99f4:	b005      	add	sp, #20
    99f6:	f85d fb04 	ldr.w	pc, [sp], #4

000099fa <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    99fa:	f7fc be4d 	b.w	6698 <_DoInit>

000099fe <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    99fe:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    9a00:	f7ff fffb 	bl	99fa <SEGGER_RTT_Init>

	return 0;
}
    9a04:	2000      	movs	r0, #0
    9a06:	bd08      	pop	{r3, pc}

00009a08 <z_device_state_init>:
}
    9a08:	4770      	bx	lr

00009a0a <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    9a0a:	b138      	cbz	r0, 9a1c <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    9a0c:	68c3      	ldr	r3, [r0, #12]
    9a0e:	8818      	ldrh	r0, [r3, #0]
    9a10:	f3c0 0008 	ubfx	r0, r0, #0, #9
    9a14:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    9a18:	4258      	negs	r0, r3
    9a1a:	4158      	adcs	r0, r3
}
    9a1c:	4770      	bx	lr

00009a1e <z_log_msg2_runtime_create.constprop.0>:
static inline void z_log_msg2_runtime_create(uint8_t domain_id,
    9a1e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
    9a20:	ab0b      	add	r3, sp, #44	; 0x2c
    9a22:	9305      	str	r3, [sp, #20]
    9a24:	9303      	str	r3, [sp, #12]
    9a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9a28:	9302      	str	r3, [sp, #8]
    9a2a:	2300      	movs	r3, #0
    9a2c:	e9cd 3300 	strd	r3, r3, [sp]
    9a30:	2201      	movs	r2, #1
    9a32:	4618      	mov	r0, r3
    9a34:	f7f9 fc6e 	bl	3314 <z_impl_z_log_msg2_runtime_vcreate>
}
    9a38:	b007      	add	sp, #28
    9a3a:	f85d fb04 	ldr.w	pc, [sp], #4

00009a3e <z_early_memset>:
__ssp_bos_icheck3(memset, void *, int)
    9a3e:	f000 b88c 	b.w	9b5a <memset>

00009a42 <z_early_memcpy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    9a42:	f000 b87c 	b.w	9b3e <memcpy>

00009a46 <k_mem_slab_init>:
{
    9a46:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    9a48:	2400      	movs	r4, #0
    9a4a:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    9a4c:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9a4e:	ea41 0402 	orr.w	r4, r1, r2
    9a52:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    9a56:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    9a5a:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9a5c:	d10c      	bne.n	9a78 <k_mem_slab_init+0x32>
    9a5e:	4625      	mov	r5, r4
	for (j = 0U; j < slab->num_blocks; j++) {
    9a60:	42a3      	cmp	r3, r4
	slab->free_list = NULL;
    9a62:	6185      	str	r5, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    9a64:	d103      	bne.n	9a6e <k_mem_slab_init+0x28>
	list->tail = (sys_dnode_t *)list;
    9a66:	e9c0 0000 	strd	r0, r0, [r0]
}
    9a6a:	2000      	movs	r0, #0
}
    9a6c:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    9a6e:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    9a70:	3401      	adds	r4, #1
    9a72:	460d      	mov	r5, r1
		p += slab->block_size;
    9a74:	4411      	add	r1, r2
    9a76:	e7f3      	b.n	9a60 <k_mem_slab_init+0x1a>
		return -EINVAL;
    9a78:	f06f 0015 	mvn.w	r0, #21
	return rc;
    9a7c:	e7f6      	b.n	9a6c <k_mem_slab_init+0x26>

00009a7e <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9a7e:	f3ef 8005 	mrs	r0, IPSR
}
    9a82:	3800      	subs	r0, #0
    9a84:	bf18      	it	ne
    9a86:	2001      	movne	r0, #1
    9a88:	4770      	bx	lr

00009a8a <k_thread_name_get>:
}
    9a8a:	2000      	movs	r0, #0
    9a8c:	4770      	bx	lr

00009a8e <z_pm_save_idle_exit>:
{
    9a8e:	b508      	push	{r3, lr}
	pm_system_resume();
    9a90:	f7f9 fdd4 	bl	363c <pm_system_resume>
}
    9a94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    9a98:	f7ff be2e 	b.w	96f8 <sys_clock_idle_exit>

00009a9c <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
    9a9c:	f990 300e 	ldrsb.w	r3, [r0, #14]
    9aa0:	428b      	cmp	r3, r1
    9aa2:	d001      	beq.n	9aa8 <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
    9aa4:	f7fe b9a6 	b.w	7df4 <z_set_prio>
}
    9aa8:	2000      	movs	r0, #0
    9aaa:	4770      	bx	lr

00009aac <z_impl_k_mutex_init>:
{
    9aac:	4603      	mov	r3, r0
	mutex->owner = NULL;
    9aae:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    9ab0:	e9c3 0002 	strd	r0, r0, [r3, #8]
    9ab4:	e9c3 3300 	strd	r3, r3, [r3]
}
    9ab8:	4770      	bx	lr

00009aba <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9aba:	4603      	mov	r3, r0
    9abc:	b920      	cbnz	r0, 9ac8 <z_reschedule_irqlock+0xe>
    9abe:	f3ef 8205 	mrs	r2, IPSR
    9ac2:	b90a      	cbnz	r2, 9ac8 <z_reschedule_irqlock+0xe>
    9ac4:	f7fa b872 	b.w	3bac <arch_swap>
    9ac8:	f383 8811 	msr	BASEPRI, r3
    9acc:	f3bf 8f6f 	isb	sy
}
    9ad0:	4770      	bx	lr

00009ad2 <z_reschedule_unlocked>:
	__asm__ volatile(
    9ad2:	f04f 0320 	mov.w	r3, #32
    9ad6:	f3ef 8011 	mrs	r0, BASEPRI
    9ada:	f383 8812 	msr	BASEPRI_MAX, r3
    9ade:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    9ae2:	f7ff bfea 	b.w	9aba <z_reschedule_irqlock>

00009ae6 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    9ae6:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    9ae8:	f7ff f868 	bl	8bbc <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    9aec:	bd08      	pop	{r3, pc}

00009aee <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    9aee:	f7ff b865 	b.w	8bbc <sys_clock_tick_get>

00009af2 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    9af2:	b108      	cbz	r0, 9af8 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    9af4:	f7fa be7e 	b.w	47f4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    9af8:	4770      	bx	lr

00009afa <k_heap_init>:
{
    9afa:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
    9afc:	f100 040c 	add.w	r4, r0, #12
    9b00:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    9b04:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    9b06:	f7f8 b9a3 	b.w	1e50 <sys_heap_init>

00009b0a <nearObstSearch>:

/* Function to look for closeby obstacles */
uint8_t nearObstSearch(uint8_t imageBuf[IMGHEIGHT][IMGWIDTH]) {
    uint8_t flag = 0;
    /* Iterating through the CSA, tops to bottom, left column to right column */
	for (uint16_t i = CSA_FRONT; i < IMGHEIGHT; i++)
    9b0a:	f100 027b 	add.w	r2, r0, #123	; 0x7b
    9b0e:	f200 100b 	addw	r0, r0, #267	; 0x10b
    {
        for (int j = CSA_LEFT; j < CSA_RIGHT; j++)
    9b12:	f1a2 0308 	sub.w	r3, r2, #8
        {   /* If the pixel is an obstacle returns 1 */    
            if(imageBuf[i][j] == OBSTACLE_COLOR){
    9b16:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    9b1a:	2980      	cmp	r1, #128	; 0x80
    9b1c:	d007      	beq.n	9b2e <nearObstSearch+0x24>
        for (int j = CSA_LEFT; j < CSA_RIGHT; j++)
    9b1e:	4293      	cmp	r3, r2
    9b20:	d1f9      	bne.n	9b16 <nearObstSearch+0xc>
	for (uint16_t i = CSA_FRONT; i < IMGHEIGHT; i++)
    9b22:	f103 0210 	add.w	r2, r3, #16
    9b26:	4282      	cmp	r2, r0
    9b28:	d1f3      	bne.n	9b12 <nearObstSearch+0x8>
                flag = 1;
                return flag;
            }
        }
    }
    return flag;
    9b2a:	2000      	movs	r0, #0
}
    9b2c:	4770      	bx	lr
                return flag;
    9b2e:	2001      	movs	r0, #1
    9b30:	4770      	bx	lr

00009b32 <atan2>:
    9b32:	f7f7 b8fd 	b.w	d30 <__ieee754_atan2>

00009b36 <fabs>:
    9b36:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    9b3a:	4619      	mov	r1, r3
    9b3c:	4770      	bx	lr

00009b3e <memcpy>:
    9b3e:	440a      	add	r2, r1
    9b40:	4291      	cmp	r1, r2
    9b42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
    9b46:	d100      	bne.n	9b4a <memcpy+0xc>
    9b48:	4770      	bx	lr
    9b4a:	b510      	push	{r4, lr}
    9b4c:	f811 4b01 	ldrb.w	r4, [r1], #1
    9b50:	f803 4f01 	strb.w	r4, [r3, #1]!
    9b54:	4291      	cmp	r1, r2
    9b56:	d1f9      	bne.n	9b4c <memcpy+0xe>
    9b58:	bd10      	pop	{r4, pc}

00009b5a <memset>:
    9b5a:	4402      	add	r2, r0
    9b5c:	4603      	mov	r3, r0
    9b5e:	4293      	cmp	r3, r2
    9b60:	d100      	bne.n	9b64 <memset+0xa>
    9b62:	4770      	bx	lr
    9b64:	f803 1b01 	strb.w	r1, [r3], #1
    9b68:	e7f9      	b.n	9b5e <memset+0x4>

00009b6a <strnlen>:
    9b6a:	b510      	push	{r4, lr}
    9b6c:	4602      	mov	r2, r0
    9b6e:	4401      	add	r1, r0
    9b70:	428a      	cmp	r2, r1
    9b72:	4613      	mov	r3, r2
    9b74:	d003      	beq.n	9b7e <strnlen+0x14>
    9b76:	781c      	ldrb	r4, [r3, #0]
    9b78:	3201      	adds	r2, #1
    9b7a:	2c00      	cmp	r4, #0
    9b7c:	d1f8      	bne.n	9b70 <strnlen+0x6>
    9b7e:	1a18      	subs	r0, r3, r0
    9b80:	bd10      	pop	{r4, pc}
	...

00009b84 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    9b84:	f7fb bee4 	b.w	5950 <SystemInit>
