Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct  7 15:44:18 2022
| Host         : LAPTOP-H9ETBF9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: A/sclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db1/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db3/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db4/fourthz/slow_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mm/button_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: six25mhz/slow_clk_reg/Q (HIGH)

 There are 539 register/latch pins with no clock driven by root clock pin: twentykhz/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.672        0.000                      0                  480        0.099        0.000                      0                  480        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.672        0.000                      0                  480        0.099        0.000                      0                  480        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.014ns (21.351%)  route 3.735ns (78.649%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  db4/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  db4/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.281     6.944    db4/fourthz/COUNT_reg[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.295     7.363    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.487 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.733     8.220    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.421     8.765    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.889 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          1.005     9.894    db4/fourthz/clear
    SLICE_X6Y34          FDRE                                         r  db4/fourthz/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    14.852    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  db4/fourthz/COUNT_reg[12]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y34          FDRE (Setup_fdre_C_R)       -0.524    14.566    db4/fourthz/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.014ns (21.351%)  route 3.735ns (78.649%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  db4/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  db4/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.281     6.944    db4/fourthz/COUNT_reg[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.295     7.363    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.487 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.733     8.220    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.421     8.765    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.889 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          1.005     9.894    db4/fourthz/clear
    SLICE_X6Y34          FDRE                                         r  db4/fourthz/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    14.852    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  db4/fourthz/COUNT_reg[13]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y34          FDRE (Setup_fdre_C_R)       -0.524    14.566    db4/fourthz/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.014ns (21.351%)  route 3.735ns (78.649%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  db4/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  db4/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.281     6.944    db4/fourthz/COUNT_reg[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.295     7.363    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.487 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.733     8.220    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.421     8.765    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.889 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          1.005     9.894    db4/fourthz/clear
    SLICE_X6Y34          FDRE                                         r  db4/fourthz/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    14.852    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  db4/fourthz/COUNT_reg[14]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y34          FDRE (Setup_fdre_C_R)       -0.524    14.566    db4/fourthz/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.014ns (21.351%)  route 3.735ns (78.649%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  db4/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  db4/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.281     6.944    db4/fourthz/COUNT_reg[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.295     7.363    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.487 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.733     8.220    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.421     8.765    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.889 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          1.005     9.894    db4/fourthz/clear
    SLICE_X6Y34          FDRE                                         r  db4/fourthz/COUNT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    14.852    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  db4/fourthz/COUNT_reg[15]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y34          FDRE (Setup_fdre_C_R)       -0.524    14.566    db4/fourthz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.014ns (21.992%)  route 3.597ns (78.008%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  db4/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  db4/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.281     6.944    db4/fourthz/COUNT_reg[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.295     7.363    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.487 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.733     8.220    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.421     8.765    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.889 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.867     9.756    db4/fourthz/clear
    SLICE_X6Y33          FDRE                                         r  db4/fourthz/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  db4/fourthz/COUNT_reg[10]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    14.565    db4/fourthz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.014ns (21.992%)  route 3.597ns (78.008%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  db4/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  db4/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.281     6.944    db4/fourthz/COUNT_reg[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.295     7.363    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.487 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.733     8.220    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.421     8.765    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.889 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.867     9.756    db4/fourthz/clear
    SLICE_X6Y33          FDRE                                         r  db4/fourthz/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  db4/fourthz/COUNT_reg[11]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    14.565    db4/fourthz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.014ns (21.992%)  route 3.597ns (78.008%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  db4/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  db4/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.281     6.944    db4/fourthz/COUNT_reg[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.295     7.363    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.487 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.733     8.220    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.421     8.765    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.889 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.867     9.756    db4/fourthz/clear
    SLICE_X6Y33          FDRE                                         r  db4/fourthz/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  db4/fourthz/COUNT_reg[8]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    14.565    db4/fourthz/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 db4/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.014ns (21.992%)  route 3.597ns (78.008%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  db4/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  db4/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.281     6.944    db4/fourthz/COUNT_reg[2]
    SLICE_X7Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db4/fourthz/COUNT[0]_i_8__2/O
                         net (fo=1, routed)           0.295     7.363    db4/fourthz/COUNT[0]_i_8__2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124     7.487 r  db4/fourthz/COUNT[0]_i_6__2/O
                         net (fo=1, routed)           0.733     8.220    db4/fourthz/COUNT[0]_i_6__2_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.344 r  db4/fourthz/COUNT[0]_i_3__2/O
                         net (fo=1, routed)           0.421     8.765    db4/fourthz/COUNT[0]_i_3__2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124     8.889 r  db4/fourthz/COUNT[0]_i_1__2/O
                         net (fo=33, routed)          0.867     9.756    db4/fourthz/clear
    SLICE_X6Y33          FDRE                                         r  db4/fourthz/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.510    14.851    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  db4/fourthz/COUNT_reg[9]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    14.565    db4/fourthz/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 db3/fourthz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.952ns (20.853%)  route 3.613ns (79.147%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.626     5.147    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  db3/fourthz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  db3/fourthz/COUNT_reg[7]/Q
                         net (fo=2, routed)           1.033     6.636    db3/fourthz/COUNT_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.760 r  db3/fourthz/COUNT[0]_i_9__1/O
                         net (fo=1, routed)           0.433     7.193    db3/fourthz/COUNT[0]_i_9__1_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  db3/fourthz/COUNT[0]_i_6__1/O
                         net (fo=1, routed)           0.568     7.885    db3/fourthz/COUNT[0]_i_6__1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.009 r  db3/fourthz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.446     8.455    db3/fourthz/COUNT[0]_i_3__1_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     8.579 r  db3/fourthz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          1.133     9.713    db3/fourthz/clear
    SLICE_X0Y29          FDRE                                         r  db3/fourthz/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.849    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  db3/fourthz/COUNT_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.659    db3/fourthz/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 db3/fourthz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 0.952ns (20.853%)  route 3.613ns (79.147%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.626     5.147    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  db3/fourthz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  db3/fourthz/COUNT_reg[7]/Q
                         net (fo=2, routed)           1.033     6.636    db3/fourthz/COUNT_reg[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.760 r  db3/fourthz/COUNT[0]_i_9__1/O
                         net (fo=1, routed)           0.433     7.193    db3/fourthz/COUNT[0]_i_9__1_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.317 r  db3/fourthz/COUNT[0]_i_6__1/O
                         net (fo=1, routed)           0.568     7.885    db3/fourthz/COUNT[0]_i_6__1_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.009 r  db3/fourthz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           0.446     8.455    db3/fourthz/COUNT[0]_i_3__1_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     8.579 r  db3/fourthz/COUNT[0]_i_1__1/O
                         net (fo=33, routed)          1.133     9.713    db3/fourthz/clear
    SLICE_X0Y29          FDRE                                         r  db3/fourthz/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.508    14.849    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  db3/fourthz/COUNT_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.659    db3/fourthz/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  4.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.563     1.446    twentykhz/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  twentykhz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  twentykhz/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.127     1.737    twentykhz/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  twentykhz/COUNT_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.893    twentykhz/COUNT_reg[24]_i_1__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  twentykhz/COUNT_reg[28]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.946    twentykhz/COUNT_reg[28]_i_1__3_n_7
    SLICE_X34Y50         FDRE                                         r  twentykhz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.829     1.957    twentykhz/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  twentykhz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    twentykhz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.563     1.446    twentykhz/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  twentykhz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  twentykhz/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.127     1.737    twentykhz/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  twentykhz/COUNT_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.893    twentykhz/COUNT_reg[24]_i_1__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  twentykhz/COUNT_reg[28]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.959    twentykhz/COUNT_reg[28]_i_1__3_n_5
    SLICE_X34Y50         FDRE                                         r  twentykhz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.829     1.957    twentykhz/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  twentykhz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    twentykhz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.563     1.446    twentykhz/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  twentykhz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  twentykhz/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.127     1.737    twentykhz/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  twentykhz/COUNT_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.893    twentykhz/COUNT_reg[24]_i_1__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  twentykhz/COUNT_reg[28]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.982    twentykhz/COUNT_reg[28]_i_1__3_n_6
    SLICE_X34Y50         FDRE                                         r  twentykhz/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.829     1.957    twentykhz/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  twentykhz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    twentykhz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 twentykhz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twentykhz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.563     1.446    twentykhz/CLK_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  twentykhz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  twentykhz/COUNT_reg[26]/Q
                         net (fo=3, routed)           0.127     1.737    twentykhz/COUNT_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  twentykhz/COUNT_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.893    twentykhz/COUNT_reg[24]_i_1__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  twentykhz/COUNT_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.984    twentykhz/COUNT_reg[28]_i_1__3_n_4
    SLICE_X34Y50         FDRE                                         r  twentykhz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.829     1.957    twentykhz/CLK_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  twentykhz/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    twentykhz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.592     1.475    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  db1/fourthz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  db1/fourthz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.733    db1/fourthz/COUNT_reg[27]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  db1/fourthz/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    db1/fourthz/COUNT_reg[24]_i_1_n_4
    SLICE_X7Y40          FDRE                                         r  db1/fourthz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.863     1.990    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  db1/fourthz/COUNT_reg[27]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.105     1.580    db1/fourthz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.591     1.474    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  db1/fourthz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db1/fourthz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.118     1.733    db1/fourthz/COUNT_reg[19]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  db1/fourthz/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    db1/fourthz/COUNT_reg[16]_i_1_n_4
    SLICE_X7Y38          FDRE                                         r  db1/fourthz/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.862     1.989    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  db1/fourthz/COUNT_reg[19]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.105     1.579    db1/fourthz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db2/fourthz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.592     1.475    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  db2/fourthz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  db2/fourthz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.118     1.734    db2/fourthz/COUNT_reg[27]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  db2/fourthz/COUNT_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.842    db2/fourthz/COUNT_reg[24]_i_1__0_n_4
    SLICE_X1Y37          FDRE                                         r  db2/fourthz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.862     1.989    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  db2/fourthz/COUNT_reg[27]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    db2/fourthz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.592     1.475    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  db1/fourthz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  db1/fourthz/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.118     1.734    db1/fourthz/COUNT_reg[31]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  db1/fourthz/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    db1/fourthz/COUNT_reg[28]_i_1_n_4
    SLICE_X7Y41          FDRE                                         r  db1/fourthz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.863     1.990    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  db1/fourthz/COUNT_reg[31]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.105     1.580    db1/fourthz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.589     1.472    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  db1/fourthz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  db1/fourthz/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.118     1.731    db1/fourthz/COUNT_reg[11]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  db1/fourthz/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    db1/fourthz/COUNT_reg[8]_i_1_n_4
    SLICE_X7Y36          FDRE                                         r  db1/fourthz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.859     1.986    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  db1/fourthz/COUNT_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.105     1.577    db1/fourthz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.590     1.473    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  db1/fourthz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  db1/fourthz/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.118     1.732    db1/fourthz/COUNT_reg[15]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  db1/fourthz/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    db1/fourthz/COUNT_reg[12]_i_1_n_4
    SLICE_X7Y37          FDRE                                         r  db1/fourthz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.860     1.987    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  db1/fourthz/COUNT_reg[15]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105     1.578    db1/fourthz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y66    A/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y68    A/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y68    A/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y66    A/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y66    A/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y66    A/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67    A/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67    A/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67    A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   six25mhz/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   six25mhz/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   six25mhz/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   six25mhz/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   six25mhz/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   six25mhz/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   six25mhz/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   six25mhz/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   six25mhz/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y44   six25mhz/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66    A/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68    A/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68    A/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66    A/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66    A/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66    A/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67    A/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67    A/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67    A/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67    A/count2_reg[7]/C



