// Generated by CIRCT unknown git version
module alu(	// file.cleaned.mlir:2:3
  input  [7:0] a,	// file.cleaned.mlir:2:21
               b,	// file.cleaned.mlir:2:33
  input        sub,	// file.cleaned.mlir:2:45
  output [7:0] out,	// file.cleaned.mlir:2:60
  output       zeroFlag,	// file.cleaned.mlir:2:74
               carryFlag	// file.cleaned.mlir:2:93
);

  wire [7:0] _GEN = {7'h0, sub};	// file.cleaned.mlir:5:14, :6:10
  wire [7:0] _GEN_0 = a + (b ^ _GEN) + _GEN;	// file.cleaned.mlir:6:10, :7:10, :8:10
  assign out = _GEN_0;	// file.cleaned.mlir:8:10, :19:5
  assign zeroFlag = &_GEN_0;	// file.cleaned.mlir:8:10, :9:10, :19:5
  assign carryFlag = a[7] & b[7] & ~(_GEN_0[7]) | ~(a[7]) & ~(b[7]) & _GEN_0[7];	// file.cleaned.mlir:8:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:11, :17:11, :18:11, :19:5
endmodule

