21:12:22 INFO  : Registering command handlers for SDK TCF services
21:12:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS_final_project\Vivado_project\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:12:25 INFO  : XSCT server has started successfully.
21:12:30 INFO  : Successfully done setting XSCT server connection channel  
21:12:30 INFO  : Successfully done setting SDK workspace  
21:12:30 INFO  : Processing command line option -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper.hdf.
21:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655790A" && level==0} -index 1' command is executed.
21:14:32 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:43 INFO  : ps7_init is completed.
21:14:44 INFO  : ps7_post_config is completed.
21:14:44 INFO  : Processor reset is completed for ps7_cortexa9_0
21:16:32 INFO  : Refreshed build settings on project embeddedNN
21:17:28 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:20 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:52 INFO  : Processor reset is completed for ps7_cortexa9_0
21:19:20 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
21:19:20 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
21:19:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:19:38 INFO  : Registering command handlers for SDK TCF services
08:19:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS_final_project\Vivado_project\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
08:19:41 INFO  : XSCT server has started successfully.
08:19:41 INFO  : Successfully done setting XSCT server connection channel  
08:19:47 INFO  : Successfully done setting SDK workspace  
08:19:47 INFO  : Processing command line option -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper.hdf.
08:19:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655790A" && level==0} -index 1' command is executed.
08:20:00 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:20:15 INFO  : ps7_init is completed.
08:20:15 INFO  : ps7_post_config is completed.
08:20:15 INFO  : Processor reset is completed for ps7_cortexa9_0
08:41:11 INFO  : Processor reset is completed for ps7_cortexa9_0
08:42:21 INFO  : Processor reset is completed for ps7_cortexa9_0
08:43:46 INFO  : Processor reset is completed for ps7_cortexa9_0
08:48:05 INFO  : Processor reset is completed for ps7_cortexa9_0
08:55:53 INFO  : Processor reset is completed for ps7_cortexa9_0
08:58:07 INFO  : Processor reset is completed for ps7_cortexa9_0
08:58:59 INFO  : Processor reset is completed for ps7_cortexa9_0
08:59:38 INFO  : Processor reset is completed for ps7_cortexa9_0
09:01:37 INFO  : Processor reset is completed for ps7_cortexa9_0
09:02:18 INFO  : Processor reset is completed for ps7_cortexa9_0
09:03:59 INFO  : Processor reset is completed for ps7_cortexa9_0
09:04:48 INFO  : Processor reset is completed for ps7_cortexa9_0
09:05:25 INFO  : Processor reset is completed for ps7_cortexa9_0
09:08:50 INFO  : Processor reset is completed for ps7_cortexa9_0
09:09:45 INFO  : Processor reset is completed for ps7_cortexa9_0
09:10:23 INFO  : Processor reset is completed for ps7_cortexa9_0
09:11:50 INFO  : Processor reset is completed for ps7_cortexa9_0
09:13:09 INFO  : Processor reset is completed for ps7_cortexa9_0
09:19:25 INFO  : Processor reset is completed for ps7_cortexa9_0
09:20:15 INFO  : Processor reset is completed for ps7_cortexa9_0
09:21:07 INFO  : Processor reset is completed for ps7_cortexa9_0
09:21:58 INFO  : Processor reset is completed for ps7_cortexa9_0
09:22:55 INFO  : Processor reset is completed for ps7_cortexa9_0
09:23:22 INFO  : Processor reset is completed for ps7_cortexa9_0
09:27:11 INFO  : Processor reset is completed for ps7_cortexa9_0
09:27:41 INFO  : Processor reset is completed for ps7_cortexa9_0
09:29:05 INFO  : Processor reset is completed for ps7_cortexa9_0
09:37:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:37:32 INFO  : Processor reset is completed for ps7_cortexa9_0
09:38:53 INFO  : Processor reset is completed for ps7_cortexa9_0
11:17:01 INFO  : Processor reset is completed for ps7_cortexa9_0
11:21:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:22:05 INFO  : Processor reset is completed for ps7_cortexa9_0
11:39:16 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:39:16 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
11:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655790A" && level==0} -index 1' command is executed.
11:41:05 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:41:21 INFO  : ps7_init is completed.
11:41:21 INFO  : ps7_post_config is completed.
11:41:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:41:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655790A" && level==0} -index 1' command is executed.
11:43:46 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:55 INFO  : ps7_init is completed.
11:43:55 INFO  : ps7_post_config is completed.
11:43:55 INFO  : Processor reset is completed for ps7_cortexa9_0
11:51:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:52:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:49 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279655790A" && level==0} -index 1' command is executed.
12:40:31 INFO  : FPGA configured successfully with bitstream "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:18 INFO  : ps7_init is completed.
12:41:18 INFO  : ps7_post_config is completed.
12:41:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:42:22 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
