#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat May 24 13:53:47 2025
# Process ID         : 15084
# Current directory  : D:/Projects/Verilog/Basic_UART/Basic_UART.runs/synth_1
# Command line       : vivado.exe -log UART.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl
# Log file           : D:/Projects/Verilog/Basic_UART/Basic_UART.runs/synth_1/UART.vds
# Journal file       : D:/Projects/Verilog/Basic_UART/Basic_UART.runs/synth_1\vivado.jou
# Running On         : ThinkPad
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10510U CPU @ 1.80GHz
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16980 MB
# Swap memory        : 1409 MB
# Total Virtual      : 18390 MB
# Available Virtual  : 6622 MB
#-----------------------------------------------------------
source UART.tcl -notrace
