{
  "module_name": "ufshci.h",
  "hash_id": "e47a35de975053e5d8afd4e62d7aba8b68719bbba5df421334e1af681e4f990c",
  "original_prompt": "Ingested from linux-6.6.14/include/ufs/ufshci.h",
  "human_readable_source": " \n \n\n#ifndef _UFSHCI_H\n#define _UFSHCI_H\n\n#include <linux/types.h>\n#include <ufs/ufs.h>\n\nenum {\n\tTASK_REQ_UPIU_SIZE_DWORDS\t= 8,\n\tTASK_RSP_UPIU_SIZE_DWORDS\t= 8,\n\tALIGNED_UPIU_SIZE\t\t= 512,\n};\n\n \nenum {\n\tREG_CONTROLLER_CAPABILITIES\t\t= 0x00,\n\tREG_MCQCAP\t\t\t\t= 0x04,\n\tREG_UFS_VERSION\t\t\t\t= 0x08,\n\tREG_CONTROLLER_DEV_ID\t\t\t= 0x10,\n\tREG_CONTROLLER_PROD_ID\t\t\t= 0x14,\n\tREG_AUTO_HIBERNATE_IDLE_TIMER\t\t= 0x18,\n\tREG_INTERRUPT_STATUS\t\t\t= 0x20,\n\tREG_INTERRUPT_ENABLE\t\t\t= 0x24,\n\tREG_CONTROLLER_STATUS\t\t\t= 0x30,\n\tREG_CONTROLLER_ENABLE\t\t\t= 0x34,\n\tREG_UIC_ERROR_CODE_PHY_ADAPTER_LAYER\t= 0x38,\n\tREG_UIC_ERROR_CODE_DATA_LINK_LAYER\t= 0x3C,\n\tREG_UIC_ERROR_CODE_NETWORK_LAYER\t= 0x40,\n\tREG_UIC_ERROR_CODE_TRANSPORT_LAYER\t= 0x44,\n\tREG_UIC_ERROR_CODE_DME\t\t\t= 0x48,\n\tREG_UTP_TRANSFER_REQ_INT_AGG_CONTROL\t= 0x4C,\n\tREG_UTP_TRANSFER_REQ_LIST_BASE_L\t= 0x50,\n\tREG_UTP_TRANSFER_REQ_LIST_BASE_H\t= 0x54,\n\tREG_UTP_TRANSFER_REQ_DOOR_BELL\t\t= 0x58,\n\tREG_UTP_TRANSFER_REQ_LIST_CLEAR\t\t= 0x5C,\n\tREG_UTP_TRANSFER_REQ_LIST_RUN_STOP\t= 0x60,\n\tREG_UTP_TASK_REQ_LIST_BASE_L\t\t= 0x70,\n\tREG_UTP_TASK_REQ_LIST_BASE_H\t\t= 0x74,\n\tREG_UTP_TASK_REQ_DOOR_BELL\t\t= 0x78,\n\tREG_UTP_TASK_REQ_LIST_CLEAR\t\t= 0x7C,\n\tREG_UTP_TASK_REQ_LIST_RUN_STOP\t\t= 0x80,\n\tREG_UIC_COMMAND\t\t\t\t= 0x90,\n\tREG_UIC_COMMAND_ARG_1\t\t\t= 0x94,\n\tREG_UIC_COMMAND_ARG_2\t\t\t= 0x98,\n\tREG_UIC_COMMAND_ARG_3\t\t\t= 0x9C,\n\n\tUFSHCI_REG_SPACE_SIZE\t\t\t= 0xA0,\n\n\tREG_UFS_CCAP\t\t\t\t= 0x100,\n\tREG_UFS_CRYPTOCAP\t\t\t= 0x104,\n\n\tREG_UFS_MEM_CFG\t\t\t\t= 0x300,\n\tREG_UFS_MCQ_CFG\t\t\t\t= 0x380,\n\tREG_UFS_ESILBA\t\t\t\t= 0x384,\n\tREG_UFS_ESIUBA\t\t\t\t= 0x388,\n\tUFSHCI_CRYPTO_REG_SPACE_SIZE\t\t= 0x400,\n};\n\n \nenum {\n\tMASK_TRANSFER_REQUESTS_SLOTS\t\t= 0x0000001F,\n\tMASK_TASK_MANAGEMENT_REQUEST_SLOTS\t= 0x00070000,\n\tMASK_EHSLUTRD_SUPPORTED\t\t\t= 0x00400000,\n\tMASK_AUTO_HIBERN8_SUPPORT\t\t= 0x00800000,\n\tMASK_64_ADDRESSING_SUPPORT\t\t= 0x01000000,\n\tMASK_OUT_OF_ORDER_DATA_DELIVERY_SUPPORT\t= 0x02000000,\n\tMASK_UIC_DME_TEST_MODE_SUPPORT\t\t= 0x04000000,\n\tMASK_CRYPTO_SUPPORT\t\t\t= 0x10000000,\n\tMASK_MCQ_SUPPORT\t\t\t= 0x40000000,\n};\n\n \nenum {\n\tMASK_EXT_IID_SUPPORT = 0x00000400,\n};\n\nenum {\n\tREG_SQATTR\t\t= 0x0,\n\tREG_SQLBA\t\t= 0x4,\n\tREG_SQUBA\t\t= 0x8,\n\tREG_SQDAO\t\t= 0xC,\n\tREG_SQISAO\t\t= 0x10,\n\n\tREG_CQATTR\t\t= 0x20,\n\tREG_CQLBA\t\t= 0x24,\n\tREG_CQUBA\t\t= 0x28,\n\tREG_CQDAO\t\t= 0x2C,\n\tREG_CQISAO\t\t= 0x30,\n};\n\nenum {\n\tREG_SQHP\t\t= 0x0,\n\tREG_SQTP\t\t= 0x4,\n\tREG_SQRTC\t\t= 0x8,\n\tREG_SQCTI\t\t= 0xC,\n\tREG_SQRTS\t\t= 0x10,\n};\n\nenum {\n\tREG_CQHP\t\t= 0x0,\n\tREG_CQTP\t\t= 0x4,\n};\n\nenum {\n\tREG_CQIS\t\t= 0x0,\n\tREG_CQIE\t\t= 0x4,\n};\n\nenum {\n\tSQ_START\t\t= 0x0,\n\tSQ_STOP\t\t\t= 0x1,\n\tSQ_ICU\t\t\t= 0x2,\n};\n\nenum {\n\tSQ_STS\t\t\t= 0x1,\n\tSQ_CUS\t\t\t= 0x2,\n};\n\n#define SQ_ICU_ERR_CODE_MASK\t\tGENMASK(7, 4)\n#define UFS_MASK(mask, offset)\t\t((mask) << (offset))\n\n \n#define MINOR_VERSION_NUM_MASK\t\tUFS_MASK(0xFFFF, 0)\n#define MAJOR_VERSION_NUM_MASK\t\tUFS_MASK(0xFFFF, 16)\n\n#define UFSHCD_NUM_RESERVED\t1\n \nstatic inline u32 ufshci_version(u32 major, u32 minor)\n{\n\treturn (major << 8) + (minor << 4);\n}\n\n \n#define DEVICE_CLASS\tUFS_MASK(0xFFFF, 0)\n#define DEVICE_ID\tUFS_MASK(0xFF, 24)\n\n \n#define MANUFACTURE_ID_MASK\tUFS_MASK(0xFFFF, 0)\n#define PRODUCT_ID_MASK\t\tUFS_MASK(0xFFFF, 16)\n\n \n#define UFSHCI_AHIBERN8_TIMER_MASK\t\tGENMASK(9, 0)\n#define UFSHCI_AHIBERN8_SCALE_MASK\t\tGENMASK(12, 10)\n#define UFSHCI_AHIBERN8_SCALE_FACTOR\t\t10\n#define UFSHCI_AHIBERN8_MAX\t\t\t(1023 * 100000)\n\n \n#define UTP_TRANSFER_REQ_COMPL\t\t\t0x1\n#define UIC_DME_END_PT_RESET\t\t\t0x2\n#define UIC_ERROR\t\t\t\t0x4\n#define UIC_TEST_MODE\t\t\t\t0x8\n#define UIC_POWER_MODE\t\t\t\t0x10\n#define UIC_HIBERNATE_EXIT\t\t\t0x20\n#define UIC_HIBERNATE_ENTER\t\t\t0x40\n#define UIC_LINK_LOST\t\t\t\t0x80\n#define UIC_LINK_STARTUP\t\t\t0x100\n#define UTP_TASK_REQ_COMPL\t\t\t0x200\n#define UIC_COMMAND_COMPL\t\t\t0x400\n#define DEVICE_FATAL_ERROR\t\t\t0x800\n#define CONTROLLER_FATAL_ERROR\t\t\t0x10000\n#define SYSTEM_BUS_FATAL_ERROR\t\t\t0x20000\n#define CRYPTO_ENGINE_FATAL_ERROR\t\t0x40000\n#define MCQ_CQ_EVENT_STATUS\t\t\t0x100000\n\n#define UFSHCD_UIC_HIBERN8_MASK\t(UIC_HIBERNATE_ENTER |\\\n\t\t\t\tUIC_HIBERNATE_EXIT)\n\n#define UFSHCD_UIC_PWR_MASK\t(UFSHCD_UIC_HIBERN8_MASK |\\\n\t\t\t\tUIC_POWER_MODE)\n\n#define UFSHCD_UIC_MASK\t\t(UIC_COMMAND_COMPL | UFSHCD_UIC_PWR_MASK)\n\n#define UFSHCD_ERROR_MASK\t(UIC_ERROR | INT_FATAL_ERRORS)\n\n#define INT_FATAL_ERRORS\t(DEVICE_FATAL_ERROR |\\\n\t\t\t\tCONTROLLER_FATAL_ERROR |\\\n\t\t\t\tSYSTEM_BUS_FATAL_ERROR |\\\n\t\t\t\tCRYPTO_ENGINE_FATAL_ERROR |\\\n\t\t\t\tUIC_LINK_LOST)\n\n \n#define DEVICE_PRESENT\t\t\t\t0x1\n#define UTP_TRANSFER_REQ_LIST_READY\t\t0x2\n#define UTP_TASK_REQ_LIST_READY\t\t\t0x4\n#define UIC_COMMAND_READY\t\t\t0x8\n#define HOST_ERROR_INDICATOR\t\t\t0x10\n#define DEVICE_ERROR_INDICATOR\t\t\t0x20\n#define UIC_POWER_MODE_CHANGE_REQ_STATUS_MASK\tUFS_MASK(0x7, 8)\n\n#define UFSHCD_STATUS_READY\t(UTP_TRANSFER_REQ_LIST_READY |\\\n\t\t\t\tUTP_TASK_REQ_LIST_READY |\\\n\t\t\t\tUIC_COMMAND_READY)\n\nenum {\n\tPWR_OK\t\t= 0x0,\n\tPWR_LOCAL\t= 0x01,\n\tPWR_REMOTE\t= 0x02,\n\tPWR_BUSY\t= 0x03,\n\tPWR_ERROR_CAP\t= 0x04,\n\tPWR_FATAL_ERROR\t= 0x05,\n};\n\n \n#define CONTROLLER_ENABLE\t0x1\n#define CONTROLLER_DISABLE\t0x0\n#define CRYPTO_GENERAL_ENABLE\t0x2\n\n \n#define UIC_PHY_ADAPTER_LAYER_ERROR\t\t\t0x80000000\n#define UIC_PHY_ADAPTER_LAYER_ERROR_CODE_MASK\t\t0x1F\n#define UIC_PHY_ADAPTER_LAYER_LANE_ERR_MASK\t\t0xF\n#define UIC_PHY_ADAPTER_LAYER_GENERIC_ERROR\t\t0x10\n\n \n#define UIC_DATA_LINK_LAYER_ERROR\t\t0x80000000\n#define UIC_DATA_LINK_LAYER_ERROR_CODE_MASK\t0xFFFF\n#define UIC_DATA_LINK_LAYER_ERROR_TCX_REP_TIMER_EXP\t0x2\n#define UIC_DATA_LINK_LAYER_ERROR_AFCX_REQ_TIMER_EXP\t0x4\n#define UIC_DATA_LINK_LAYER_ERROR_FCX_PRO_TIMER_EXP\t0x8\n#define UIC_DATA_LINK_LAYER_ERROR_RX_BUF_OF\t0x20\n#define UIC_DATA_LINK_LAYER_ERROR_PA_INIT\t0x2000\n#define UIC_DATA_LINK_LAYER_ERROR_NAC_RECEIVED\t0x0001\n#define UIC_DATA_LINK_LAYER_ERROR_TCx_REPLAY_TIMEOUT 0x0002\n\n \n#define UIC_NETWORK_LAYER_ERROR\t\t\t0x80000000\n#define UIC_NETWORK_LAYER_ERROR_CODE_MASK\t0x7\n#define UIC_NETWORK_UNSUPPORTED_HEADER_TYPE\t0x1\n#define UIC_NETWORK_BAD_DEVICEID_ENC\t\t0x2\n#define UIC_NETWORK_LHDR_TRAP_PACKET_DROPPING\t0x4\n\n \n#define UIC_TRANSPORT_LAYER_ERROR\t\t0x80000000\n#define UIC_TRANSPORT_LAYER_ERROR_CODE_MASK\t0x7F\n#define UIC_TRANSPORT_UNSUPPORTED_HEADER_TYPE\t0x1\n#define UIC_TRANSPORT_UNKNOWN_CPORTID\t\t0x2\n#define UIC_TRANSPORT_NO_CONNECTION_RX\t\t0x4\n#define UIC_TRANSPORT_CONTROLLED_SEGMENT_DROPPING\t0x8\n#define UIC_TRANSPORT_BAD_TC\t\t\t0x10\n#define UIC_TRANSPORT_E2E_CREDIT_OVERFOW\t0x20\n#define UIC_TRANSPORT_SAFETY_VALUE_DROPPING\t0x40\n\n \n#define UIC_DME_ERROR\t\t\t0x80000000\n#define UIC_DME_ERROR_CODE_MASK\t\t0x1\n\n \n#define INT_AGGR_TIMEOUT_VAL_MASK\t\t0xFF\n#define INT_AGGR_COUNTER_THRESHOLD_MASK\t\tUFS_MASK(0x1F, 8)\n#define INT_AGGR_COUNTER_AND_TIMER_RESET\t0x10000\n#define INT_AGGR_STATUS_BIT\t\t\t0x100000\n#define INT_AGGR_PARAM_WRITE\t\t\t0x1000000\n#define INT_AGGR_ENABLE\t\t\t\t0x80000000\n\n \n#define UTP_TRANSFER_REQ_LIST_RUN_STOP_BIT\t0x1\n\n \n#define UTP_TASK_REQ_LIST_RUN_STOP_BIT\t\t0x1\n\n \n#define UFSHCD_MCQ_CQIS_TAIL_ENT_PUSH_STS\t0x1\n\n \n#define COMMAND_OPCODE_MASK\t\t0xFF\n#define GEN_SELECTOR_INDEX_MASK\t\t0xFFFF\n\n#define MIB_ATTRIBUTE_MASK\t\tUFS_MASK(0xFFFF, 16)\n#define RESET_LEVEL\t\t\t0xFF\n\n#define ATTR_SET_TYPE_MASK\t\tUFS_MASK(0xFF, 16)\n#define CONFIG_RESULT_CODE_MASK\t\t0xFF\n#define GENERIC_ERROR_CODE_MASK\t\t0xFF\n\n \n#define UIC_ARG_MPHY_TX_GEN_SEL_INDEX(lane) (lane)\n#define UIC_ARG_MPHY_RX_GEN_SEL_INDEX(lane) (PA_MAXDATALANES + (lane))\n\n#define UIC_ARG_MIB_SEL(attr, sel)\t((((attr) & 0xFFFF) << 16) |\\\n\t\t\t\t\t ((sel) & 0xFFFF))\n#define UIC_ARG_MIB(attr)\t\tUIC_ARG_MIB_SEL(attr, 0)\n#define UIC_ARG_ATTR_TYPE(t)\t\t(((t) & 0xFF) << 16)\n#define UIC_GET_ATTR_ID(v)\t\t(((v) >> 16) & 0xFFFF)\n\n \nenum link_status {\n\tUFSHCD_LINK_IS_DOWN\t= 1,\n\tUFSHCD_LINK_IS_UP\t= 2,\n};\n\n \nenum uic_cmd_dme {\n\tUIC_CMD_DME_GET\t\t\t= 0x01,\n\tUIC_CMD_DME_SET\t\t\t= 0x02,\n\tUIC_CMD_DME_PEER_GET\t\t= 0x03,\n\tUIC_CMD_DME_PEER_SET\t\t= 0x04,\n\tUIC_CMD_DME_POWERON\t\t= 0x10,\n\tUIC_CMD_DME_POWEROFF\t\t= 0x11,\n\tUIC_CMD_DME_ENABLE\t\t= 0x12,\n\tUIC_CMD_DME_RESET\t\t= 0x14,\n\tUIC_CMD_DME_END_PT_RST\t\t= 0x15,\n\tUIC_CMD_DME_LINK_STARTUP\t= 0x16,\n\tUIC_CMD_DME_HIBER_ENTER\t\t= 0x17,\n\tUIC_CMD_DME_HIBER_EXIT\t\t= 0x18,\n\tUIC_CMD_DME_TEST_MODE\t\t= 0x1A,\n};\n\n \nenum {\n\tUIC_CMD_RESULT_SUCCESS\t\t\t= 0x00,\n\tUIC_CMD_RESULT_INVALID_ATTR\t\t= 0x01,\n\tUIC_CMD_RESULT_FAILURE\t\t\t= 0x01,\n\tUIC_CMD_RESULT_INVALID_ATTR_VALUE\t= 0x02,\n\tUIC_CMD_RESULT_READ_ONLY_ATTR\t\t= 0x03,\n\tUIC_CMD_RESULT_WRITE_ONLY_ATTR\t\t= 0x04,\n\tUIC_CMD_RESULT_BAD_INDEX\t\t= 0x05,\n\tUIC_CMD_RESULT_LOCKED_ATTR\t\t= 0x06,\n\tUIC_CMD_RESULT_BAD_TEST_FEATURE_INDEX\t= 0x07,\n\tUIC_CMD_RESULT_PEER_COMM_FAILURE\t= 0x08,\n\tUIC_CMD_RESULT_BUSY\t\t\t= 0x09,\n\tUIC_CMD_RESULT_DME_FAILURE\t\t= 0x0A,\n};\n\n#define MASK_UIC_COMMAND_RESULT\t\t\t0xFF\n\n#define INT_AGGR_COUNTER_THLD_VAL(c)\t(((c) & 0x1F) << 8)\n#define INT_AGGR_TIMEOUT_VAL(t)\t\t(((t) & 0xFF) << 0)\n\n \nenum {\n\t \n\tINTERRUPT_MASK_ALL_VER_10\t= 0x30FFF,\n\tINTERRUPT_MASK_RW_VER_10\t= 0x30000,\n\n\t \n\tINTERRUPT_MASK_ALL_VER_11\t= 0x31FFF,\n\n\t \n\tINTERRUPT_MASK_ALL_VER_21\t= 0x71FFF,\n};\n\n \nunion ufs_crypto_capabilities {\n\t__le32 reg_val;\n\tstruct {\n\t\tu8 num_crypto_cap;\n\t\tu8 config_count;\n\t\tu8 reserved;\n\t\tu8 config_array_ptr;\n\t};\n};\n\nenum ufs_crypto_key_size {\n\tUFS_CRYPTO_KEY_SIZE_INVALID\t= 0x0,\n\tUFS_CRYPTO_KEY_SIZE_128\t\t= 0x1,\n\tUFS_CRYPTO_KEY_SIZE_192\t\t= 0x2,\n\tUFS_CRYPTO_KEY_SIZE_256\t\t= 0x3,\n\tUFS_CRYPTO_KEY_SIZE_512\t\t= 0x4,\n};\n\nenum ufs_crypto_alg {\n\tUFS_CRYPTO_ALG_AES_XTS\t\t\t= 0x0,\n\tUFS_CRYPTO_ALG_BITLOCKER_AES_CBC\t= 0x1,\n\tUFS_CRYPTO_ALG_AES_ECB\t\t\t= 0x2,\n\tUFS_CRYPTO_ALG_ESSIV_AES_CBC\t\t= 0x3,\n};\n\n \nunion ufs_crypto_cap_entry {\n\t__le32 reg_val;\n\tstruct {\n\t\tu8 algorithm_id;\n\t\tu8 sdus_mask;  \n\t\tu8 key_size;\n\t\tu8 reserved;\n\t};\n};\n\n#define UFS_CRYPTO_CONFIGURATION_ENABLE (1 << 7)\n#define UFS_CRYPTO_KEY_MAX_SIZE 64\n \nunion ufs_crypto_cfg_entry {\n\t__le32 reg_val[32];\n\tstruct {\n\t\tu8 crypto_key[UFS_CRYPTO_KEY_MAX_SIZE];\n\t\tu8 data_unit_size;\n\t\tu8 crypto_cap_idx;\n\t\tu8 reserved_1;\n\t\tu8 config_enable;\n\t\tu8 reserved_multi_host;\n\t\tu8 reserved_2;\n\t\tu8 vsb[2];\n\t\tu8 reserved_3[56];\n\t};\n};\n\n \n\n \nenum {\n\tUTP_CMD_TYPE_SCSI\t\t= 0x0,\n\tUTP_CMD_TYPE_UFS\t\t= 0x1,\n\tUTP_CMD_TYPE_DEV_MANAGE\t\t= 0x2,\n};\n\n \nenum {\n\tUTP_CMD_TYPE_UFS_STORAGE\t= 0x1,\n};\n\nenum {\n\tUTP_SCSI_COMMAND\t\t= 0x00000000,\n\tUTP_NATIVE_UFS_COMMAND\t\t= 0x10000000,\n\tUTP_DEVICE_MANAGEMENT_FUNCTION\t= 0x20000000,\n};\n\n \nenum utp_data_direction {\n\tUTP_NO_DATA_TRANSFER\t= 0,\n\tUTP_HOST_TO_DEVICE\t= 1,\n\tUTP_DEVICE_TO_HOST\t= 2,\n};\n\n \nenum utp_ocs {\n\tOCS_SUCCESS\t\t\t= 0x0,\n\tOCS_INVALID_CMD_TABLE_ATTR\t= 0x1,\n\tOCS_INVALID_PRDT_ATTR\t\t= 0x2,\n\tOCS_MISMATCH_DATA_BUF_SIZE\t= 0x3,\n\tOCS_MISMATCH_RESP_UPIU_SIZE\t= 0x4,\n\tOCS_PEER_COMM_FAILURE\t\t= 0x5,\n\tOCS_ABORTED\t\t\t= 0x6,\n\tOCS_FATAL_ERROR\t\t\t= 0x7,\n\tOCS_DEVICE_FATAL_ERROR\t\t= 0x8,\n\tOCS_INVALID_CRYPTO_CONFIG\t= 0x9,\n\tOCS_GENERAL_CRYPTO_ERROR\t= 0xA,\n\tOCS_INVALID_COMMAND_STATUS\t= 0x0F,\n};\n\nenum {\n\tMASK_OCS\t\t\t= 0x0F,\n};\n\n \n#define PRDT_DATA_BYTE_COUNT_MAX\tSZ_256K\n \n#define PRDT_DATA_BYTE_COUNT_PAD\t4\n\n \nstruct ufshcd_sg_entry {\n\t__le64    addr;\n\t__le32    reserved;\n\t__le32    size;\n\t \n};\n\n \nstruct utp_transfer_cmd_desc {\n\tu8 command_upiu[ALIGNED_UPIU_SIZE];\n\tu8 response_upiu[ALIGNED_UPIU_SIZE];\n\tu8 prd_table[];\n};\n\n \nstruct request_desc_header {\n\tu8 cci;\n\tu8 ehs_length;\n#if defined(__BIG_ENDIAN)\n\tu8 enable_crypto:1;\n\tu8 reserved2:7;\n\n\tu8 command_type:4;\n\tu8 reserved1:1;\n\tu8 data_direction:2;\n\tu8 interrupt:1;\n#elif defined(__LITTLE_ENDIAN)\n\tu8 reserved2:7;\n\tu8 enable_crypto:1;\n\n\tu8 interrupt:1;\n\tu8 data_direction:2;\n\tu8 reserved1:1;\n\tu8 command_type:4;\n#else\n#error\n#endif\n\n\t__le32 dunl;\n\tu8 ocs;\n\tu8 cds;\n\t__le16 ldbc;\n\t__le32 dunu;\n};\n\nstatic_assert(sizeof(struct request_desc_header) == 16);\n\n \nstruct utp_transfer_req_desc {\n\n\t \n\tstruct request_desc_header header;\n\n\t \n\t__le64  command_desc_base_addr;\n\n\t \n\t__le16  response_upiu_length;\n\t__le16  response_upiu_offset;\n\n\t \n\t__le16  prd_table_length;\n\t__le16  prd_table_offset;\n};\n\n \nstruct cq_entry {\n\t \n\t__le64 command_desc_base_addr;\n\n\t \n\t__le16  response_upiu_length;\n\t__le16  response_upiu_offset;\n\n\t \n\t__le16  prd_table_length;\n\t__le16  prd_table_offset;\n\n\t \n\t__le32 status;\n\n\t \n\t__le32 reserved[3];\n};\n\nstatic_assert(sizeof(struct cq_entry) == 32);\n\n \nstruct utp_task_req_desc {\n\t \n\tstruct request_desc_header header;\n\n\t \n\tstruct {\n\t\tstruct utp_upiu_header\treq_header;\n\t\t__be32\t\t\tinput_param1;\n\t\t__be32\t\t\tinput_param2;\n\t\t__be32\t\t\tinput_param3;\n\t\t__be32\t\t\t__reserved1[2];\n\t} upiu_req;\n\n\t \n\tstruct {\n\t\tstruct utp_upiu_header\trsp_header;\n\t\t__be32\t\t\toutput_param1;\n\t\t__be32\t\t\toutput_param2;\n\t\t__be32\t\t\t__reserved2[3];\n\t} upiu_rsp;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}