Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Mar 19 11:33:00 2018
| Host         : dell-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705_timing_summary_postroute_physopted.rpt -rpx kc705_timing_summary_postroute_physopted.rpx
| Design       : kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 768 register/latch pins with no clock driven by root clock pin: CLKOUTN_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPS_ReadOut/clk_div_r2_50m_reg/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: rec_adc_packet_ins/regen_ctrl_sig/cnvclk_add_reg/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff3_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tlu_handshake_inst/TLU_STATE_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tlu_handshake_inst/TLU_STATE_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tlu_handshake_inst/cnt_16_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2353 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 2535 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.041        0.000                      0                34250        0.018        0.000                      0                34220        0.000        0.000                       0                 15841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk200M                                                                                     {0.000 2.500}        5.000           200.000         
  clk_out1_coregen_sysclk                                                                   {0.000 5.000}        10.000          100.000         
  clk_out3_coregen_sysclk                                                                   {0.000 5.000}        10.000          100.000         
  clkfbout_coregen_sysclk                                                                   {0.000 2.500}        5.000           200.000         
clk2M                                                                                       {0.000 250.000}      500.000         2.000           
clk2M_1                                                                                     {0.000 250.000}      500.000         2.000           
clk_div                                                                                     {0.000 250.000}      500.000         2.000           
cnvclk                                                                                      {0.000 100.000}      500.000         2.000           
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk                                                                                     {0.000 5.000}        10.000          100.000         
sysclk_p                                                                                    {0.000 2.500}        5.000           200.000         
txoutclk_x0y0                                                                               {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                   {0.000 5.000}        10.000          100.000         
  userclk1                                                                                  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200M                                                                                           2.455        0.000                      0                  174        0.098        0.000                      0                  174        1.100        0.000                       0                   114  
  clk_out1_coregen_sysclk                                                                         4.503        0.000                      0                 2137        0.054        0.000                      0                 2137        4.358        0.000                       0                  1079  
  clk_out3_coregen_sysclk                                                                         2.541        0.000                      0                 6339        0.070        0.000                      0                 6339        4.232        0.000                       0                  2119  
  clkfbout_coregen_sysclk                                                                                                                                                                                                                     3.592        0.000                       0                     3  
clk2M                                                                                           246.817        0.000                      0                   41        0.220        0.000                      0                   41      249.650        0.000                       0                    25  
clk2M_1                                                                                         495.826        0.000                      0                 4240        0.174        0.000                      0                 4240      249.358        0.000                       0                  3919  
cnvclk                                                                                                                                                                                                                                       99.600        0.000                       0                   768  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.267        0.000                      0                  869        0.091        0.000                      0                  869       15.732        0.000                       0                   457  
sys_clk                                                                                           9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    83  
sysclk_p                                                                                                                                                                                                                                      3.592        0.000                       0                     1  
txoutclk_x0y0                                                                                                                                                                                                                                 3.000        0.000                       0                     3  
  clk_125mhz                                                                                      3.174        0.000                      0                 7519        0.088        0.000                      0                 7519        2.286        0.000                       0                  3302  
  clk_250mhz                                                                                      0.287        0.000                      0                 5709        0.296        0.000                      0                 5709        0.000        0.000                       0                  2545  
  mmcm_fb                                                                                                                                                                                                                                     8.929        0.000                       0                     2  
  userclk1                                                                                        0.360        0.000                      0                11360        0.018        0.000                      0                11360        0.000        0.000                       0                  3964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_coregen_sysclk  clk200M                        3.127        0.000                      0                    2        0.225        0.000                      0                    2  
cnvclk                   clk200M                        4.167        0.000                      0                    1        0.195        0.000                      0                    1  
clk2M_1                  clk_out1_coregen_sysclk        8.280        0.000                      0                    3        0.470        0.000                      0                    3  
cnvclk                   clk_out1_coregen_sysclk        8.969        0.000                      0                    1        0.103        0.000                      0                    1  
userclk1                 clk_out1_coregen_sysclk        3.210        0.000                      0                   15                                                                        
clk_out1_coregen_sysclk  clk_out3_coregen_sysclk        7.021        0.000                      0                   20        0.579        0.000                      0                   20  
clk2M                    clk_out3_coregen_sysclk        7.237        0.000                      0                   13        0.279        0.000                      0                   13  
clk_out1_coregen_sysclk  clk2M_1                        2.620        0.000                      0                 1138        0.362        0.000                      0                 1138  
clk_250mhz               clk_125mhz                     0.041        0.000                      0                 5736        0.038        0.000                      0                 5736  
clk_125mhz               clk_250mhz                     0.041        0.000                      0                 5719        0.038        0.000                      0                 5719  
clk_out1_coregen_sysclk  userclk1                       9.378        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out3_coregen_sysclk                                                                     clk2M                                                                                             7.694        0.000                      0                    9        0.610        0.000                      0                    9  
**async_default**                                                                           clk_out1_coregen_sysclk                                                                     clk_out1_coregen_sysclk                                                                           8.347        0.000                      0                  129        0.292        0.000                      0                  129  
**async_default**                                                                           clk_out3_coregen_sysclk                                                                     clk_out3_coregen_sysclk                                                                           8.329        0.000                      0                   91        0.258        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.295        0.000                      0                  100        0.267        0.000                      0                  100  
**async_default**                                                                           userclk1                                                                                    userclk1                                                                                          2.530        0.000                      0                   98        0.260        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200M
  To Clock:  clk200M

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.388ns (17.413%)  route 1.840ns (82.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.594     3.437    CPS_ReadOut/clear
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[28]/C
                         clock pessimism              0.139     6.209    
                         clock uncertainty           -0.035     6.174    
    SLICE_X78Y202        FDRE (Setup_fdre_C_R)       -0.281     5.893    CPS_ReadOut/k_reg[28]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.388ns (17.413%)  route 1.840ns (82.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.594     3.437    CPS_ReadOut/clear
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
                         clock pessimism              0.139     6.209    
                         clock uncertainty           -0.035     6.174    
    SLICE_X78Y202        FDRE (Setup_fdre_C_R)       -0.281     5.893    CPS_ReadOut/k_reg[29]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.388ns (17.413%)  route 1.840ns (82.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.594     3.437    CPS_ReadOut/clear
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[30]/C
                         clock pessimism              0.139     6.209    
                         clock uncertainty           -0.035     6.174    
    SLICE_X78Y202        FDRE (Setup_fdre_C_R)       -0.281     5.893    CPS_ReadOut/k_reg[30]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.388ns (17.413%)  route 1.840ns (82.587%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.594     3.437    CPS_ReadOut/clear
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[31]/C
                         clock pessimism              0.139     6.209    
                         clock uncertainty           -0.035     6.174    
    SLICE_X78Y202        FDRE (Setup_fdre_C_R)       -0.281     5.893    CPS_ReadOut/k_reg[31]
  -------------------------------------------------------------------
                         required time                          5.893    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.388ns (18.096%)  route 1.756ns (81.904%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.510     3.353    CPS_ReadOut/clear
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[24]/C
                         clock pessimism              0.114     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X78Y201        FDRE (Setup_fdre_C_R)       -0.281     5.868    CPS_ReadOut/k_reg[24]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.388ns (18.096%)  route 1.756ns (81.904%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.510     3.353    CPS_ReadOut/clear
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[25]/C
                         clock pessimism              0.114     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X78Y201        FDRE (Setup_fdre_C_R)       -0.281     5.868    CPS_ReadOut/k_reg[25]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.388ns (18.096%)  route 1.756ns (81.904%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.510     3.353    CPS_ReadOut/clear
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[26]/C
                         clock pessimism              0.114     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X78Y201        FDRE (Setup_fdre_C_R)       -0.281     5.868    CPS_ReadOut/k_reg[26]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.388ns (18.096%)  route 1.756ns (81.904%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.510     3.353    CPS_ReadOut/clear
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[27]/C
                         clock pessimism              0.114     6.184    
                         clock uncertainty           -0.035     6.149    
    SLICE_X78Y201        FDRE (Setup_fdre_C_R)       -0.281     5.868    CPS_ReadOut/k_reg[27]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.388ns (18.986%)  route 1.656ns (81.014%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 6.086 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.409     3.253    CPS_ReadOut/clear
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.086     6.086    CPS_ReadOut/clk
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[16]/C
                         clock pessimism              0.000     6.086    
                         clock uncertainty           -0.035     6.051    
    SLICE_X78Y199        FDRE (Setup_fdre_C_R)       -0.281     5.770    CPS_ReadOut/k_reg[16]
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.388ns (18.986%)  route 1.656ns (81.014%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 6.086 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X78Y202        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y202        FDRE (Prop_fdre_C_Q)         0.259     1.468 r  CPS_ReadOut/k_reg[29]/Q
                         net (fo=2, routed)           0.475     1.943    CPS_ReadOut/k_reg[29]
    SLICE_X79Y201        LUT4 (Prop_lut4_I0_O)        0.043     1.986 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.432     2.418    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X79Y200        LUT6 (Prop_lut6_I0_O)        0.043     2.461 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.340     2.800    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043     2.843 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.409     3.253    CPS_ReadOut/clear
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.086     6.086    CPS_ReadOut/clk
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[17]/C
                         clock pessimism              0.000     6.086    
                         clock uncertainty           -0.035     6.051    
    SLICE_X78Y199        FDRE (Setup_fdre_C_R)       -0.281     5.770    CPS_ReadOut/k_reg[17]
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.829%)  route 0.115ns (30.171%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118     0.657 r  CPS_ReadOut/k_reg[18]/Q
                         net (fo=2, routed)           0.114     0.771    CPS_ReadOut/k_reg[18]
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.878 r  CPS_ReadOut/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.879    CPS_ReadOut/k_reg[16]_i_1_n_0
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.920 r  CPS_ReadOut/k_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.920    CPS_ReadOut/k_reg[20]_i_1_n_7
    SLICE_X78Y200        FDRE                                         r  CPS_ReadOut/k_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X78Y200        FDRE                                         r  CPS_ReadOut/k_reg[20]/C
                         clock pessimism              0.000     0.730    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092     0.822    CPS_ReadOut/k_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CPS_ReadOut/count_cnv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/cnvclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.073%)  route 0.075ns (36.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.534     0.534    CPS_ReadOut/clk
    SLICE_X75Y183        FDRE                                         r  CPS_ReadOut/count_cnv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y183        FDRE (Prop_fdre_C_Q)         0.100     0.634 f  CPS_ReadOut/count_cnv_reg[4]/Q
                         net (fo=6, routed)           0.075     0.709    CPS_ReadOut/count_cnv[4]
    SLICE_X74Y183        LUT5 (Prop_lut5_I3_O)        0.028     0.737 r  CPS_ReadOut/cnvclk_i_1/O
                         net (fo=1, routed)           0.000     0.737    CPS_ReadOut/cnvclk_i_1_n_0
    SLICE_X74Y183        FDRE                                         r  CPS_ReadOut/cnvclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.732     0.732    CPS_ReadOut/clk
    SLICE_X74Y183        FDRE                                         r  CPS_ReadOut/cnvclk_reg/C
                         clock pessimism             -0.187     0.545    
    SLICE_X74Y183        FDRE (Hold_fdre_C_D)         0.087     0.632    CPS_ReadOut/cnvclk_reg
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.278ns (70.751%)  route 0.115ns (29.249%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118     0.657 r  CPS_ReadOut/k_reg[18]/Q
                         net (fo=2, routed)           0.114     0.771    CPS_ReadOut/k_reg[18]
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.878 r  CPS_ReadOut/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.879    CPS_ReadOut/k_reg[16]_i_1_n_0
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.932 r  CPS_ReadOut/k_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.932    CPS_ReadOut/k_reg[20]_i_1_n_5
    SLICE_X78Y200        FDRE                                         r  CPS_ReadOut/k_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X78Y200        FDRE                                         r  CPS_ReadOut/k_reg[22]/C
                         clock pessimism              0.000     0.730    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092     0.822    CPS_ReadOut/k_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.263%)  route 0.115ns (28.737%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118     0.657 r  CPS_ReadOut/k_reg[18]/Q
                         net (fo=2, routed)           0.114     0.771    CPS_ReadOut/k_reg[18]
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.878 r  CPS_ReadOut/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.879    CPS_ReadOut/k_reg[16]_i_1_n_0
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.939 r  CPS_ReadOut/k_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.939    CPS_ReadOut/k_reg[20]_i_1_n_6
    SLICE_X78Y200        FDRE                                         r  CPS_ReadOut/k_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X78Y200        FDRE                                         r  CPS_ReadOut/k_reg[21]/C
                         clock pessimism              0.000     0.730    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092     0.822    CPS_ReadOut/k_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.757%)  route 0.115ns (28.243%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118     0.657 r  CPS_ReadOut/k_reg[18]/Q
                         net (fo=2, routed)           0.114     0.771    CPS_ReadOut/k_reg[18]
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.878 r  CPS_ReadOut/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.879    CPS_ReadOut/k_reg[16]_i_1_n_0
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     0.946 r  CPS_ReadOut/k_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.946    CPS_ReadOut/k_reg[20]_i_1_n_4
    SLICE_X78Y200        FDRE                                         r  CPS_ReadOut/k_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X78Y200        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
                         clock pessimism              0.000     0.730    
    SLICE_X78Y200        FDRE (Hold_fdre_C_D)         0.092     0.822    CPS_ReadOut/k_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.293ns (71.826%)  route 0.115ns (28.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X78Y199        FDRE                                         r  CPS_ReadOut/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y199        FDRE (Prop_fdre_C_Q)         0.118     0.657 r  CPS_ReadOut/k_reg[18]/Q
                         net (fo=2, routed)           0.114     0.771    CPS_ReadOut/k_reg[18]
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.878 r  CPS_ReadOut/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.879    CPS_ReadOut/k_reg[16]_i_1_n_0
    SLICE_X78Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     0.906 r  CPS_ReadOut/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.906    CPS_ReadOut/k_reg[20]_i_1_n_0
    SLICE_X78Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.947 r  CPS_ReadOut/k_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.947    CPS_ReadOut/k_reg[24]_i_1_n_7
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X78Y201        FDRE                                         r  CPS_ReadOut/k_reg[24]/C
                         clock pessimism              0.000     0.730    
    SLICE_X78Y201        FDRE (Hold_fdre_C_D)         0.092     0.822    CPS_ReadOut/k_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/chip_address_out_dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/d_A_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.123%)  route 0.075ns (36.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.551     0.551    set_chip_addr_ins/CLK_IPCORE
    SLICE_X101Y191       FDRE                                         r  set_chip_addr_ins/chip_address_out_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y191       FDRE (Prop_fdre_C_Q)         0.100     0.651 r  set_chip_addr_ins/chip_address_out_dff_reg[1]/Q
                         net (fo=3, routed)           0.075     0.726    CPS_ReadOut/addr_sel[1]
    SLICE_X100Y191       LUT2 (Prop_lut2_I0_O)        0.028     0.754 r  CPS_ReadOut/d_A_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.754    CPS_ReadOut/d_A_r[1]_i_1_n_0
    SLICE_X100Y191       FDRE                                         r  CPS_ReadOut/d_A_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    CPS_ReadOut/clk
    SLICE_X100Y191       FDRE                                         r  CPS_ReadOut/d_A_r_reg[1]/C
                         clock pessimism             -0.189     0.562    
    SLICE_X100Y191       FDRE (Hold_fdre_C_D)         0.061     0.623    CPS_ReadOut/d_A_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/chip_address_out_dff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/d_A_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.907%)  route 0.075ns (37.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.551     0.551    set_chip_addr_ins/CLK_IPCORE
    SLICE_X101Y191       FDRE                                         r  set_chip_addr_ins/chip_address_out_dff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y191       FDRE (Prop_fdre_C_Q)         0.100     0.651 r  set_chip_addr_ins/chip_address_out_dff_reg[2]/Q
                         net (fo=3, routed)           0.075     0.726    CPS_ReadOut/addr_sel[2]
    SLICE_X100Y191       LUT2 (Prop_lut2_I0_O)        0.028     0.754 r  CPS_ReadOut/d_A_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.754    CPS_ReadOut/d_A_r[2]_i_1_n_0
    SLICE_X100Y191       FDRE                                         r  CPS_ReadOut/d_A_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    CPS_ReadOut/clk
    SLICE_X100Y191       FDRE                                         r  CPS_ReadOut/d_A_r_reg[2]/C
                         clock pessimism             -0.189     0.562    
    SLICE_X100Y191       FDRE (Hold_fdre_C_D)         0.060     0.622    CPS_ReadOut/d_A_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/chip_address_out_dff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/d_A_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.879%)  route 0.076ns (37.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.551     0.551    set_chip_addr_ins/CLK_IPCORE
    SLICE_X101Y191       FDRE                                         r  set_chip_addr_ins/chip_address_out_dff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y191       FDRE (Prop_fdre_C_Q)         0.100     0.651 f  set_chip_addr_ins/chip_address_out_dff_reg[2]/Q
                         net (fo=3, routed)           0.076     0.727    CPS_ReadOut/addr_sel[2]
    SLICE_X100Y191       LUT4 (Prop_lut4_I0_O)        0.028     0.755 r  CPS_ReadOut/d_A_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.755    CPS_ReadOut/d_A_r__0[0]
    SLICE_X100Y191       FDRE                                         r  CPS_ReadOut/d_A_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    CPS_ReadOut/clk
    SLICE_X100Y191       FDRE                                         r  CPS_ReadOut/d_A_r_reg[0]/C
                         clock pessimism             -0.189     0.562    
    SLICE_X100Y191       FDRE (Hold_fdre_C_D)         0.060     0.622    CPS_ReadOut/d_A_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/chip_address_out_dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/d_A_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.305%)  route 0.077ns (37.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.551     0.551    set_chip_addr_ins/CLK_IPCORE
    SLICE_X101Y191       FDRE                                         r  set_chip_addr_ins/chip_address_out_dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y191       FDRE (Prop_fdre_C_Q)         0.100     0.651 f  set_chip_addr_ins/chip_address_out_dff_reg[1]/Q
                         net (fo=3, routed)           0.077     0.728    CPS_ReadOut/addr_sel[1]
    SLICE_X100Y191       LUT3 (Prop_lut3_I2_O)        0.028     0.756 r  CPS_ReadOut/d_A_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.756    CPS_ReadOut/d_A_r[3]_i_1_n_0
    SLICE_X100Y191       FDRE                                         r  CPS_ReadOut/d_A_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    CPS_ReadOut/clk
    SLICE_X100Y191       FDRE                                         r  CPS_ReadOut/d_A_r_reg[3]/C
                         clock pessimism             -0.189     0.562    
    SLICE_X100Y191       FDRE (Hold_fdre_C_D)         0.061     0.623    CPS_ReadOut/d_A_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CPS_ReadOut/BUFG_inst1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X3Y76     set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X0Y326     CPS_ReadOut/count_clkdiv_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X2Y326     CPS_ReadOut/count_clkdiv_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X1Y326     CPS_ReadOut/count_clkdiv_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X75Y183    CPS_ReadOut/count_cnv_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X74Y183    CPS_ReadOut/count_cnv_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X85Y196    CPS_ReadOut/count_sck_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X84Y196    CPS_ReadOut/count_sck_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X85Y196    CPS_ReadOut/count_sck_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y326     CPS_ReadOut/count_clkdiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y326     CPS_ReadOut/count_clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y326     CPS_ReadOut/count_clkdiv_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X2Y326     CPS_ReadOut/count_clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X1Y326     CPS_ReadOut/count_clkdiv_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X1Y326     CPS_ReadOut/count_clkdiv_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X75Y183    CPS_ReadOut/count_cnv_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X74Y183    CPS_ReadOut/count_cnv_reg[6]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X82Y222    CPS_ReadOut/sign_00_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X82Y222    CPS_ReadOut/sign_11_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X80Y197    CPS_ReadOut/clk_div_r2_50m_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X79Y196    CPS_ReadOut/clk_div_r_50m_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X79Y196    CPS_ReadOut/clk_div_r_50m_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y326     CPS_ReadOut/clk_div_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y326     CPS_ReadOut/clk_div_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X74Y183    CPS_ReadOut/cnvclk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        4.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 0.352ns (6.903%)  route 4.747ns (93.097%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 11.301 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.189     3.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y131       LUT2 (Prop_lut2_I0_O)        0.043     3.982 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=28, routed)          2.359     6.340    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X3Y24         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.299    11.301    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y24         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.314    
                         clock uncertainty           -0.066    11.247    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.843    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.843    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 0.395ns (7.827%)  route 4.652ns (92.173%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 11.311 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.523     4.272    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wr_en
    SLICE_X124Y130       LUT5 (Prop_lut5_I0_O)        0.043     4.315 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/i_/O
                         net (fo=3, routed)           1.402     5.717    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X112Y117       LUT2 (Prop_lut2_I0_O)        0.043     5.760 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_268/O
                         net (fo=1, routed)           0.528     6.288    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_180
    RAMB36_X3Y22         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.309    11.311    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y22         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.324    
                         clock uncertainty           -0.066    11.257    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.929    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.929    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.395ns (8.372%)  route 4.323ns (91.628%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.518     4.267    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X124Y130       LUT5 (Prop_lut5_I0_O)        0.043     4.310 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           0.788     5.098    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X124Y111       LUT2 (Prop_lut2_I0_O)        0.043     5.141 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_300/O
                         net (fo=1, routed)           0.818     5.959    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_196
    RAMB36_X3Y21         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.311    11.313    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y21         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.326    
                         clock uncertainty           -0.066    11.259    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.931    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.395ns (8.371%)  route 4.324ns (91.629%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns = ( 11.370 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.189     3.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y131       LUT2 (Prop_lut2_I0_O)        0.043     3.982 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=28, routed)          1.545     5.527    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ram_full_fb_i_reg_0[0]
    SLICE_X138Y112       LUT2 (Prop_lut2_I1_O)        0.043     5.570 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_302/O
                         net (fo=1, routed)           0.390     5.960    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_197
    RAMB36_X6Y22         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.368    11.370    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X6Y22         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.383    
                         clock uncertainty           -0.066    11.316    
    RAMB36_X6Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.988    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.988    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.395ns (8.386%)  route 4.315ns (91.614%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 11.367 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.289     4.039    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wr_en
    SLICE_X124Y130       LUT5 (Prop_lut5_I0_O)        0.043     4.082 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/i_/O
                         net (fo=3, routed)           1.388     5.469    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X122Y108       LUT2 (Prop_lut2_I0_O)        0.043     5.512 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_234/O
                         net (fo=1, routed)           0.439     5.951    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_163
    RAMB36_X4Y20         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.365    11.367    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.380    
                         clock uncertainty           -0.066    11.313    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.985    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.352ns (7.701%)  route 4.219ns (92.299%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 11.313 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.189     3.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y131       LUT2 (Prop_lut2_I0_O)        0.043     3.982 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=28, routed)          1.830     5.812    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_full_fb_i_reg_0[0]
    RAMB36_X3Y21         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.311    11.313    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y21         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.326    
                         clock uncertainty           -0.066    11.259    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.855    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.855    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.352ns (7.634%)  route 4.259ns (92.366%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 11.360 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.189     3.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y131       LUT2 (Prop_lut2_I0_O)        0.043     3.982 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=28, routed)          1.870     5.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    RAMB36_X6Y24         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.358    11.360    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X6Y24         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.373    
                         clock uncertainty           -0.066    11.306    
    RAMB36_X6Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.902    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.395ns (8.614%)  route 4.190ns (91.386%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 11.367 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.189     3.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X122Y131       LUT2 (Prop_lut2_I0_O)        0.043     3.982 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=28, routed)          1.494     5.476    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_full_fb_i_reg[0]
    SLICE_X142Y131       LUT2 (Prop_lut2_I1_O)        0.043     5.519 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_232/O
                         net (fo=1, routed)           0.308     5.826    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_162
    RAMB36_X6Y26         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.365    11.367    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X6Y26         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.380    
                         clock uncertainty           -0.066    11.313    
    RAMB36_X6Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.985    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.395ns (8.690%)  route 4.150ns (91.310%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 11.371 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.253     4.002    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wr_en
    SLICE_X124Y129       LUT5 (Prop_lut5_I0_O)        0.043     4.045 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=3, routed)           1.310     5.356    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X132Y141       LUT2 (Prop_lut2_I0_O)        0.043     5.399 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_242/O
                         net (fo=1, routed)           0.388     5.786    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_167
    RAMB36_X5Y28         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.369    11.371    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y28         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.384    
                         clock uncertainty           -0.066    11.317    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.989    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.395ns (9.027%)  route 3.981ns (90.973%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 11.301 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.557     2.021    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X98Y155        LUT3 (Prop_lut3_I1_O)        0.043     2.064 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.642     2.706    adcdata_wren
    SLICE_X98Y144        LUT3 (Prop_lut3_I0_O)        0.043     2.749 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.492     4.242    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wr_en
    SLICE_X124Y129       LUT5 (Prop_lut5_I0_O)        0.043     4.285 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__4/i_/O
                         net (fo=3, routed)           0.583     4.867    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X124Y123       LUT2 (Prop_lut2_I0_O)        0.043     4.910 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_228/O
                         net (fo=1, routed)           0.706     5.617    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_160
    RAMB36_X3Y24         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.299    11.301    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y24         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.314    
                         clock uncertainty           -0.066    11.247    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.919    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  5.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.178ns (25.095%)  route 0.531ns (74.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.283     1.285    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X111Y139       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y139       FDRE (Prop_fdre_C_Q)         0.178     1.463 r  rec_adc_packet_ins/data_selector_inst/data32_reg[4]/Q
                         net (fo=1, routed)           0.531     1.994    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y29         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.500     1.502    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y29         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.088     1.414    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.527     1.941    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.927%)  route 0.213ns (68.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.628     0.630    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y125       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y125       FDCE (Prop_fdce_C_Q)         0.100     0.730 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=30, routed)          0.213     0.943    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X4Y25         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.878     0.880    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y25         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.692    
    RAMB36_X4Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.875    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.165%)  route 0.211ns (67.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.631     0.633    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y128       FDCE (Prop_fdce_C_Q)         0.100     0.733 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[14]/Q
                         net (fo=15, routed)          0.211     0.944    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[14]
    RAMB36_X4Y25         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.878     0.880    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y25         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.692    
    RAMB36_X4Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.875    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.178ns (27.149%)  route 0.478ns (72.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.268     1.270    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X105Y124       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.178     1.448 r  rec_adc_packet_ins/data_selector_inst/data32_reg[10]/Q
                         net (fo=8, routed)           0.478     1.926    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[5]
    RAMB36_X3Y23         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.437     1.439    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y23         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.110     1.329    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.527     1.856    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/int_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/int_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.157ns (39.831%)  route 0.237ns (60.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.555     0.557    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X100Y150       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/int_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y150       FDRE (Prop_fdre_C_Q)         0.091     0.648 r  rec_adc_packet_ins/regen_ctrl_sig/int_cnt_reg[1]/Q
                         net (fo=5, routed)           0.237     0.885    rec_adc_packet_ins/regen_ctrl_sig/int_cnt_reg[1]
    SLICE_X100Y149       LUT6 (Prop_lut6_I0_O)        0.066     0.951 r  rec_adc_packet_ins/regen_ctrl_sig/int_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.951    rec_adc_packet_ins/regen_ctrl_sig/int_cnt[2]_i_1_n_0
    SLICE_X100Y149       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/int_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.827     0.829    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X100Y149       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/int_cnt_reg[2]/C
                         clock pessimism             -0.008     0.821    
    SLICE_X100Y149       FDRE (Hold_fdre_C_D)         0.060     0.881    rec_adc_packet_ins/regen_ctrl_sig/int_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.230%)  route 0.330ns (76.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.601     0.603    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X107Y129       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y129       FDRE (Prop_fdre_C_Q)         0.100     0.703 r  rec_adc_packet_ins/data_selector_inst/data32_reg[7]/Q
                         net (fo=8, routed)           0.330     1.033    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/din[2]
    RAMB36_X3Y23         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.851     0.853    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y23         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.665    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.961    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 state_control_ins/run_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_control_ins/wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.972%)  route 0.272ns (68.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.551     0.553    state_control_ins/CLK
    SLICE_X95Y153        FDRE                                         r  state_control_ins/run_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y153        FDRE (Prop_fdre_C_Q)         0.100     0.653 r  state_control_ins/run_status_reg[1]/Q
                         net (fo=3, routed)           0.272     0.925    state_control_ins/run_status[1]
    SLICE_X97Y149        LUT5 (Prop_lut5_I2_O)        0.028     0.953 r  state_control_ins/wr_en_i_1/O
                         net (fo=1, routed)           0.000     0.953    state_control_ins/wr_en_i_1_n_0
    SLICE_X97Y149        FDRE                                         r  state_control_ins/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.825     0.827    state_control_ins/CLK
    SLICE_X97Y149        FDRE                                         r  state_control_ins/wr_en_reg/C
                         clock pessimism             -0.008     0.819    
    SLICE_X97Y149        FDRE (Hold_fdre_C_D)         0.061     0.880    state_control_ins/wr_en_reg
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/chip_addr_in_dffdff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.107ns (26.567%)  route 0.296ns (73.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.550     0.552    set_chip_addr_ins/CLK
    SLICE_X102Y186       FDRE                                         r  set_chip_addr_ins/chip_addr_in_dffdff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y186       FDRE (Prop_fdre_C_Q)         0.107     0.659 r  set_chip_addr_ins/chip_addr_in_dffdff_reg[4]/Q
                         net (fo=1, routed)           0.296     0.955    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.787     0.789    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.168     0.621    
    RAMB18_X3Y76         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.260     0.881    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gen_user_command_ins/row_end_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/row_end_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.983%)  route 0.299ns (70.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.555     0.557    gen_user_command_ins/CLK
    SLICE_X100Y151       FDRE                                         r  gen_user_command_ins/row_end_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151       FDRE (Prop_fdre_C_Q)         0.100     0.657 r  gen_user_command_ins/row_end_reg_reg[3]/Q
                         net (fo=4, routed)           0.299     0.956    rec_adc_packet_ins/data_selector_inst/ROW_END[3]
    SLICE_X102Y149       LUT4 (Prop_lut4_I0_O)        0.028     0.984 r  rec_adc_packet_ins/data_selector_inst/row_end[3]_i_1/O
                         net (fo=1, routed)           0.000     0.984    rec_adc_packet_ins/data_selector_inst/row_end[3]_i_1_n_0
    SLICE_X102Y149       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/row_end_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.827     0.829    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X102Y149       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/row_end_reg[3]/C
                         clock pessimism             -0.008     0.821    
    SLICE_X102Y149       FDRE (Hold_fdre_C_D)         0.087     0.908    rec_adc_packet_ins/data_selector_inst/row_end_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.118ns (27.849%)  route 0.306ns (72.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.635     0.637    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X122Y133       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y133       FDRE (Prop_fdre_C_Q)         0.118     0.755 r  rec_adc_packet_ins/data_selector_inst/data32_reg[16]/Q
                         net (fo=8, routed)           0.306     1.061    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/din[2]
    RAMB36_X4Y24         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.875     0.877    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y24         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.689    
    RAMB36_X4Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.985    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_coregen_sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X6Y23     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X6Y27     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y22     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X6Y26     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y24     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y27     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y24     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X6Y28     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y23     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y25     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X104Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X106Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X106Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X106Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X106Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X106Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X106Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X104Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X104Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X104Y130   rec_adc_packet_ins/data_selector_inst/d3_d15_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y149    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y148    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y148    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y148    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y148    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y148    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y148    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y149    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y149    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X66Y149    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_coregen_sysclk
  To Clock:  clk_out3_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        2.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.500ns (6.800%)  route 6.853ns (93.200%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X30Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=72, routed)          4.233     6.083    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y48        MUXF7 (Prop_muxf7_S_O)       0.154     6.237 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[12]_i_5/O
                         net (fo=1, routed)           2.621     8.857    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[12]_i_5_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.123     8.980 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[12]_i_1/O
                         net (fo=1, routed)           0.000     8.980    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[12]
    SLICE_X50Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.430    11.432    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X50Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]/C
                         clock pessimism              0.090    11.522    
                         clock uncertainty           -0.066    11.456    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)        0.066    11.522    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 0.516ns (7.126%)  route 6.725ns (92.874%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X30Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=72, routed)          4.312     6.162    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y48        MUXF7 (Prop_muxf7_S_O)       0.171     6.333 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[14]_i_5/O
                         net (fo=1, routed)           2.412     8.746    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[14]_i_5_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.122     8.868 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[14]_i_1/O
                         net (fo=1, routed)           0.000     8.868    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[14]
    SLICE_X51Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X51Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[14]/C
                         clock pessimism              0.090    11.521    
                         clock uncertainty           -0.066    11.455    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.033    11.488    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 0.516ns (7.154%)  route 6.697ns (92.846%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X30Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=72, routed)          4.267     6.117    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y46        MUXF7 (Prop_muxf7_S_O)       0.171     6.288 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[9]_i_5/O
                         net (fo=1, routed)           2.430     8.718    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[9]_i_5_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.122     8.840 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[9]_i_1/O
                         net (fo=1, routed)           0.000     8.840    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[9]
    SLICE_X50Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X50Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/C
                         clock pessimism              0.090    11.521    
                         clock uncertainty           -0.066    11.455    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.066    11.521    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 0.500ns (6.977%)  route 6.667ns (93.023%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X30Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=72, routed)          4.315     6.165    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y47        MUXF7 (Prop_muxf7_S_O)       0.154     6.319 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[10]_i_5/O
                         net (fo=1, routed)           2.352     8.671    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[10]_i_5_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.123     8.794 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[10]_i_1/O
                         net (fo=1, routed)           0.000     8.794    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[10]
    SLICE_X51Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X51Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]/C
                         clock pessimism              0.090    11.521    
                         clock uncertainty           -0.066    11.455    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.034    11.489    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 0.500ns (6.990%)  route 6.653ns (93.010%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X30Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=72, routed)          4.197     6.047    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y45        MUXF7 (Prop_muxf7_S_O)       0.154     6.201 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[11]_i_5/O
                         net (fo=1, routed)           2.456     8.657    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[11]_i_5_n_0
    SLICE_X50Y89         LUT6 (Prop_lut6_I5_O)        0.123     8.780 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.780    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[11]
    SLICE_X50Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.430    11.432    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X50Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]/C
                         clock pessimism              0.090    11.522    
                         clock uncertainty           -0.066    11.456    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)        0.066    11.522    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.516ns (7.254%)  route 6.597ns (92.746%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X30Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=72, routed)          4.349     6.199    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y45        MUXF7 (Prop_muxf7_S_O)       0.171     6.370 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[15]_i_5/O
                         net (fo=1, routed)           2.248     8.618    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[15]_i_5_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.122     8.740 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[15]_i_1/O
                         net (fo=1, routed)           0.000     8.740    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[15]
    SLICE_X51Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.428    11.430    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X51Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[15]/C
                         clock pessimism              0.090    11.520    
                         clock uncertainty           -0.066    11.454    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.033    11.487    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 0.492ns (6.980%)  route 6.557ns (93.020%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X31Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=144, routed)         4.133     5.983    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X122Y49        LUT6 (Prop_lut6_I4_O)        0.043     6.026 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[16]_i_13/O
                         net (fo=1, routed)           0.000     6.026    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[16]_i_13_n_0
    SLICE_X122Y49        MUXF7 (Prop_muxf7_I1_O)      0.103     6.129 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[16]_i_5/O
                         net (fo=1, routed)           2.423     8.553    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[16]_i_5_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.123     8.676 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[16]_i_1/O
                         net (fo=1, routed)           0.000     8.676    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[16]
    SLICE_X51Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X51Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[16]/C
                         clock pessimism              0.090    11.521    
                         clock uncertainty           -0.066    11.455    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.034    11.489    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[16]
  -------------------------------------------------------------------
                         required time                         11.489    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.492ns (6.999%)  route 6.538ns (93.001%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 11.430 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X31Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=144, routed)         4.130     5.980    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X122Y46        LUT6 (Prop_lut6_I4_O)        0.043     6.023 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[13]_i_13/O
                         net (fo=1, routed)           0.000     6.023    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[13]_i_13_n_0
    SLICE_X122Y46        MUXF7 (Prop_muxf7_I1_O)      0.103     6.126 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[13]_i_5/O
                         net (fo=1, routed)           2.407     8.534    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[13]_i_5_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.123     8.657 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[13]_i_1/O
                         net (fo=1, routed)           0.000     8.657    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[13]
    SLICE_X51Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.428    11.430    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X51Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]/C
                         clock pessimism              0.090    11.520    
                         clock uncertainty           -0.066    11.454    
    SLICE_X51Y85         FDRE (Setup_fdre_C_D)        0.034    11.488    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.516ns (7.349%)  route 6.505ns (92.651%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.625     1.627    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/s_dclk_o
    SLICE_X30Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.223     1.850 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=72, routed)          4.181     6.031    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X122Y47        MUXF7 (Prop_muxf7_S_O)       0.171     6.202 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[17]_i_5/O
                         net (fo=1, routed)           2.324     8.526    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data_reg[17]_i_5_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.122     8.648 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[17]_i_1/O
                         net (fo=1, routed)           0.000     8.648    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T[17]
    SLICE_X50Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X50Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[17]/C
                         clock pessimism              0.090    11.521    
                         clock uncertainty           -0.066    11.455    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.066    11.521    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[17]
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 0.402ns (6.354%)  route 5.924ns (93.646%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 11.365 - 10.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.563     1.565    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X66Y87         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.236     1.801 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=51, routed)          0.468     2.269    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X76Y88         LUT2 (Prop_lut2_I0_O)        0.123     2.392 f  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=54, routed)          5.160     7.552    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y102         LUT4 (Prop_lut4_I1_O)        0.043     7.595 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_172/O
                         net (fo=1, routed)           0.296     7.891    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_132
    RAMB36_X0Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.363    11.365    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015    11.380    
                         clock uncertainty           -0.066    11.314    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    11.071    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.071    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.171%)  route 0.169ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.650     0.652    u_ila_0/inst/ila_core_inst/out
    SLICE_X52Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.118     0.770 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=32, routed)          0.169     0.939    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][1]
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.920     0.922    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/out
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.714    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     0.869    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.118ns (40.123%)  route 0.176ns (59.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.650     0.652    u_ila_0/inst/ila_core_inst/out
    SLICE_X52Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.118     0.770 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=32, routed)          0.176     0.946    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][0]
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.920     0.922    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/out
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.714    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.869    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.188%)  route 0.153ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.650     0.652    u_ila_0/inst/ila_core_inst/out
    SLICE_X52Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.107     0.759 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][13]/Q
                         net (fo=32, routed)          0.153     0.912    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][4]
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.920     0.922    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/out
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.714    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.117     0.831    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.680     0.682    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X43Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.100     0.782 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.055     0.837    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X42Y85         LUT6 (Prop_lut6_I5_O)        0.028     0.865 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[3]_i_1__5/O
                         net (fo=1, routed)           0.000     0.865    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[3]_i_1__5_n_0
    SLICE_X42Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.918     0.920    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X42Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism             -0.227     0.693    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.087     0.780    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.107ns (28.473%)  route 0.269ns (71.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.650     0.652    u_ila_0/inst/ila_core_inst/out
    SLICE_X52Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.107     0.759 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][12]/Q
                         net (fo=32, routed)          0.269     1.028    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][3]
    RAMB36_X2Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.847     0.849    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/out
    RAMB36_X2Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.028     0.821    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.119     0.940    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.222%)  route 0.149ns (59.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.684     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X36Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.100     0.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.149     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.923     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.208     0.717    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.595%)  route 0.157ns (59.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.650     0.652    u_ila_0/inst/ila_core_inst/out
    SLICE_X52Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.107     0.759 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=32, routed)          0.157     0.916    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][6]
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.920     0.922    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/out
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.714    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.111     0.825    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.515%)  route 0.239ns (70.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.644     0.646    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X53Y82         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.100     0.746 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]_rep__1/Q
                         net (fo=16, routed)          0.239     0.985    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/read_addr_reg[11]_rep__1[8]
    RAMB36_X2Y16         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.910     0.912    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y16         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.208     0.704    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.887    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.401%)  route 0.240ns (70.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.640     0.642    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X53Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.100     0.742 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_rep__2/Q
                         net (fo=16, routed)          0.240     0.982    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ADDRBWRADDR[6]
    RAMB36_X2Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.907     0.909    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y14         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.208     0.701    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.884    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.107ns (37.894%)  route 0.175ns (62.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.650     0.652    u_ila_0/inst/ila_core_inst/out
    SLICE_X52Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.107     0.759 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][14]/Q
                         net (fo=32, routed)          0.175     0.934    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][5]
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.920     0.922    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/out
    RAMB36_X2Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.714    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.119     0.833    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_coregen_sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X3Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X3Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X4Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X4Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X5Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X5Y16     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X6Y13     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X6Y13     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X5Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X5Y17     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y90     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_coregen_sysclk
  To Clock:  clkfbout_coregen_sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_coregen_sysclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_ins_test/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   sysclk_ins_test/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk2M
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack      246.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             246.817ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.784ns (25.482%)  route 2.293ns (74.518%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.468ns = ( 250.468 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.499 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.499    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.664 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.664    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_6
    SLICE_X56Y95         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.468   250.468    tlu_handshake_inst/CLK
    SLICE_X56Y95         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.468    
                         clock uncertainty           -0.066   250.402    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)        0.079   250.481    tlu_handshake_inst/trigger_cnt_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                        250.481    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                246.817    

Slack (MET) :             246.831ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.770ns (25.141%)  route 2.293ns (74.859%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.468ns = ( 250.468 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.499 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.499    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.650 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.650    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_4
    SLICE_X56Y95         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.468   250.468    tlu_handshake_inst/CLK
    SLICE_X56Y95         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.468    
                         clock uncertainty           -0.066   250.402    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)        0.079   250.481    tlu_handshake_inst/trigger_cnt_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                        250.481    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                246.831    

Slack (MET) :             246.834ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.838ns (26.767%)  route 2.293ns (73.233%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.539ns = ( 250.539 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.499 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.499    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.553 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.553    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.718 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.718    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_6
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.539   250.539    tlu_handshake_inst/CLK
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.539    
                         clock uncertainty           -0.066   250.473    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.079   250.552    tlu_handshake_inst/trigger_cnt_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                        250.552    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                246.834    

Slack (MET) :             246.848ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.824ns (26.438%)  route 2.293ns (73.562%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.539ns = ( 250.539 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.499 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.499    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.553 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.553    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.704 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.704    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_4
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.539   250.539    tlu_handshake_inst/CLK
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.539    
                         clock uncertainty           -0.066   250.473    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.079   250.552    tlu_handshake_inst/trigger_cnt_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                        250.552    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                246.848    

Slack (MET) :             246.870ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.731ns (24.176%)  route 2.293ns (75.824%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.468ns = ( 250.468 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.499 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.499    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.611 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.611    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_5
    SLICE_X56Y95         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.468   250.468    tlu_handshake_inst/CLK
    SLICE_X56Y95         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.468    
                         clock uncertainty           -0.066   250.402    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)        0.079   250.481    tlu_handshake_inst/trigger_cnt_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                        250.481    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                246.870    

Slack (MET) :             246.874ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.727ns (24.075%)  route 2.293ns (75.925%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.468ns = ( 250.468 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.499 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.499    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.607 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.607    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_7
    SLICE_X56Y95         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.468   250.468    tlu_handshake_inst/CLK
    SLICE_X56Y95         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.468    
                         clock uncertainty           -0.066   250.402    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)        0.079   250.481    tlu_handshake_inst/trigger_cnt_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                        250.481    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                246.874    

Slack (MET) :             246.887ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.785ns (25.506%)  route 2.293ns (74.494%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.539ns = ( 250.539 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.499 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.499    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.553 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.553    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.665 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.665    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_5
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.539   250.539    tlu_handshake_inst/CLK
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.539    
                         clock uncertainty           -0.066   250.473    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.079   250.552    tlu_handshake_inst/trigger_cnt_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                        250.552    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                246.887    

Slack (MET) :             246.891ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.781ns (25.409%)  route 2.293ns (74.591%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.539ns = ( 250.539 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.499 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.499    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.553 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.553    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.661 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.661    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_7
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.539   250.539    tlu_handshake_inst/CLK
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.539    
                         clock uncertainty           -0.066   250.473    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.079   250.552    tlu_handshake_inst/trigger_cnt_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                        250.552    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                246.891    

Slack (MET) :             246.969ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.730ns (24.151%)  route 2.293ns (75.849%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 250.496 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.610 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.610    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_6
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.496   250.496    tlu_handshake_inst/CLK
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.070   250.566    
                         clock uncertainty           -0.066   250.500    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)        0.079   250.579    tlu_handshake_inst/trigger_cnt_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                        250.579    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                246.969    

Slack (MET) :             246.983ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.716ns (23.798%)  route 2.293ns (76.202%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 250.496 - 250.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 f  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.592     2.402    tlu_handshake_inst/trigger_clock_en
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.043     2.445 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_14/O
                         net (fo=12, routed)          0.701     3.146    tlu_handshake_inst/trigger_cnt_tmp[0]_i_14_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.043     3.189 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_10/O
                         net (fo=1, routed)           0.000     3.189    tlu_handshake_inst/trigger_cnt_tmp[0]_i_10_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.445 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.445    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.596 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.596    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_4
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.496   250.496    tlu_handshake_inst/CLK
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.070   250.566    
                         clock uncertainty           -0.066   250.500    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)        0.079   250.579    tlu_handshake_inst/trigger_cnt_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                        250.579    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                246.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.534%)  route 0.161ns (52.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    0.290ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.290     0.290    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.118     0.408 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.161     0.569    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.028     0.597 r  tlu_handshake_inst/cnt_16[0]_i_1/O
                         net (fo=1, routed)           0.000     0.597    tlu_handshake_inst/cnt_16[0]_i_1_n_0
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.343     0.343    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
                         clock pessimism             -0.053     0.290    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.087     0.377    tlu_handshake_inst/cnt_16_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.506%)  route 0.224ns (60.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.290ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.290     0.290    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.118     0.408 r  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.224     0.631    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X58Y93         LUT5 (Prop_lut5_I4_O)        0.028     0.659 r  tlu_handshake_inst/cnt_16[3]_i_1/O
                         net (fo=1, routed)           0.000     0.659    tlu_handshake_inst/p_0_in__0[3]
    SLICE_X58Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.346     0.346    tlu_handshake_inst/CLK
    SLICE_X58Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[3]/C
                         clock pessimism              0.000     0.346    
    SLICE_X58Y93         FDCE (Hold_fdce_C_D)         0.087     0.433    tlu_handshake_inst/cnt_16_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.146ns (39.038%)  route 0.228ns (60.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    0.292ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.292     0.292    tlu_handshake_inst/CLK
    SLICE_X58Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDCE (Prop_fdce_C_Q)         0.118     0.410 r  tlu_handshake_inst/cnt_16_reg[3]/Q
                         net (fo=21, routed)          0.228     0.638    tlu_handshake_inst/cnt_16_reg__0[3]
    SLICE_X58Y94         LUT6 (Prop_lut6_I1_O)        0.028     0.666 r  tlu_handshake_inst/cnt_16[4]_i_1/O
                         net (fo=1, routed)           0.000     0.666    tlu_handshake_inst/p_0_in__0[4]
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.343     0.343    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
                         clock pessimism              0.000     0.343    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.087     0.430    tlu_handshake_inst/cnt_16_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.692%)  route 0.188ns (56.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.331ns
    Source Clock Delay      (SCD):    0.290ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.290     0.290    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.118     0.408 f  tlu_handshake_inst/cnt_16_reg[4]/Q
                         net (fo=26, routed)          0.188     0.596    tlu_handshake_inst/cnt_16_reg__0[4]
    SLICE_X57Y92         LUT5 (Prop_lut5_I1_O)        0.028     0.624 r  tlu_handshake_inst/busy_i_1/O
                         net (fo=1, routed)           0.000     0.624    tlu_handshake_inst/busy_i_1_n_0
    SLICE_X57Y92         FDCE                                         r  tlu_handshake_inst/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.331     0.331    tlu_handshake_inst/CLK
    SLICE_X57Y92         FDCE                                         r  tlu_handshake_inst/busy_reg/C
                         clock pessimism             -0.010     0.321    
    SLICE_X57Y92         FDCE (Hold_fdce_C_D)         0.060     0.381    tlu_handshake_inst/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.146ns (40.605%)  route 0.214ns (59.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.290ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.290     0.290    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.118     0.408 r  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.214     0.621    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X59Y93         LUT4 (Prop_lut4_I1_O)        0.028     0.649 r  tlu_handshake_inst/cnt_16[2]_i_1/O
                         net (fo=1, routed)           0.000     0.649    tlu_handshake_inst/p_0_in__0[2]
    SLICE_X59Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.346     0.346    tlu_handshake_inst/CLK
    SLICE_X59Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[2]/C
                         clock pessimism              0.000     0.346    
    SLICE_X59Y93         FDCE (Hold_fdce_C_D)         0.060     0.406    tlu_handshake_inst/cnt_16_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.343ns  (logic 0.197ns (57.412%)  route 0.146ns (42.587%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 250.370 - 250.000 ) 
    Source Clock Delay      (SCD):    0.314ns = ( 250.314 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314   250.314    tlu_handshake_inst/CLK
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.123   250.437 r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/Q
                         net (fo=2, routed)           0.146   250.583    tlu_handshake_inst/trigger_cnt_tmp_reg[7]
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.028   250.611 r  tlu_handshake_inst/trigger_cnt_tmp[4]_i_6/O
                         net (fo=1, routed)           0.000   250.611    tlu_handshake_inst/trigger_cnt_tmp[4]_i_6_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046   250.657 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000   250.657    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_4
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.370   250.370    tlu_handshake_inst/CLK
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.056   250.314    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.098   250.412    tlu_handshake_inst/trigger_cnt_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                       -250.412    
                         arrival time                         250.657    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.146ns (40.380%)  route 0.216ns (59.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.290ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.290     0.290    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.118     0.408 r  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.216     0.623    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.028     0.651 r  tlu_handshake_inst/cnt_16[1]_i_1/O
                         net (fo=1, routed)           0.000     0.651    tlu_handshake_inst/p_0_in__0[1]
    SLICE_X59Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.346     0.346    tlu_handshake_inst/CLK
    SLICE_X59Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[1]/C
                         clock pessimism              0.000     0.346    
    SLICE_X59Y93         FDCE (Hold_fdce_C_D)         0.060     0.406    tlu_handshake_inst/cnt_16_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.347ns  (logic 0.201ns (57.953%)  route 0.146ns (42.045%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 250.370 - 250.000 ) 
    Source Clock Delay      (SCD):    0.314ns = ( 250.314 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314   250.314    tlu_handshake_inst/CLK
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.123   250.437 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/Q
                         net (fo=2, routed)           0.146   250.583    tlu_handshake_inst/trigger_cnt_tmp_reg[4]
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.028   250.611 r  tlu_handshake_inst/trigger_cnt_tmp[4]_i_9/O
                         net (fo=1, routed)           0.000   250.611    tlu_handshake_inst/trigger_cnt_tmp[4]_i_9_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050   250.661 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000   250.661    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_7
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.370   250.370    tlu_handshake_inst/CLK
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.056   250.314    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.098   250.412    tlu_handshake_inst/trigger_cnt_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                       -250.412    
                         arrival time                         250.661    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.347ns  (logic 0.201ns (57.901%)  route 0.146ns (42.095%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 250.408 - 250.000 ) 
    Source Clock Delay      (SCD):    0.345ns = ( 250.345 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.345   250.345    tlu_handshake_inst/CLK
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.123   250.468 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/Q
                         net (fo=2, routed)           0.146   250.614    tlu_handshake_inst/trigger_cnt_tmp_reg[12]
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.028   250.642 r  tlu_handshake_inst/trigger_cnt_tmp[12]_i_8/O
                         net (fo=1, routed)           0.000   250.642    tlu_handshake_inst/trigger_cnt_tmp[12]_i_8_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050   250.692 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000   250.692    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_7
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.408   250.408    tlu_handshake_inst/CLK
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.063   250.345    
    SLICE_X56Y96         FDRE (Hold_fdre_C_D)         0.098   250.443    tlu_handshake_inst/trigger_cnt_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                       -250.443    
                         arrival time                         250.692    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.454ns  (logic 0.308ns (67.819%)  route 0.146ns (32.177%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.408ns = ( 250.408 - 250.000 ) 
    Source Clock Delay      (SCD):    0.314ns = ( 250.314 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314   250.314    tlu_handshake_inst/CLK
    SLICE_X56Y94         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.123   250.437 r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/Q
                         net (fo=2, routed)           0.146   250.583    tlu_handshake_inst/trigger_cnt_tmp_reg[7]
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.028   250.611 r  tlu_handshake_inst/trigger_cnt_tmp[4]_i_6/O
                         net (fo=1, routed)           0.000   250.611    tlu_handshake_inst/trigger_cnt_tmp[4]_i_6_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077   250.688 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   250.688    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027   250.715 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   250.715    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053   250.768 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000   250.768    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_5
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.408   250.408    tlu_handshake_inst/CLK
    SLICE_X56Y96         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.408    
    SLICE_X56Y96         FDRE (Hold_fdre_C_D)         0.098   250.506    tlu_handshake_inst/trigger_cnt_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                       -250.506    
                         arrival time                         250.768    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2M
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { gen_user_clock_ins/clk_2M_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X57Y94  tlu_handshake_inst/TLU_STATE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X57Y93  tlu_handshake_inst/TLU_STATE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X57Y92  tlu_handshake_inst/busy_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X58Y94  tlu_handshake_inst/cnt_16_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X59Y93  tlu_handshake_inst/cnt_16_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X59Y93  tlu_handshake_inst/cnt_16_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X58Y93  tlu_handshake_inst/cnt_16_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X58Y94  tlu_handshake_inst/cnt_16_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X57Y94  tlu_handshake_inst/trigger_clock_en_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         500.000     499.300    SLICE_X56Y93  tlu_handshake_inst/trigger_cnt_tmp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y94  tlu_handshake_inst/TLU_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X59Y93  tlu_handshake_inst/cnt_16_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X59Y93  tlu_handshake_inst/cnt_16_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X58Y93  tlu_handshake_inst/cnt_16_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y94  tlu_handshake_inst/trigger_clock_en_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y94  tlu_handshake_inst/TLU_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y93  tlu_handshake_inst/TLU_STATE_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y93  tlu_handshake_inst/TLU_STATE_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y92  tlu_handshake_inst/busy_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X58Y94  tlu_handshake_inst/cnt_16_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X56Y94  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X56Y94  tlu_handshake_inst/trigger_cnt_tmp_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X56Y94  tlu_handshake_inst/trigger_cnt_tmp_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X56Y94  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y94  tlu_handshake_inst/TLU_STATE_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y94  tlu_handshake_inst/TLU_STATE_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y93  tlu_handshake_inst/TLU_STATE_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y93  tlu_handshake_inst/TLU_STATE_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y92  tlu_handshake_inst/busy_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X57Y92  tlu_handshake_inst/busy_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2M_1
  To Clock:  clk2M_1

Setup :            0  Failing Endpoints,  Worst Slack      495.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.826ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst17/nevt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.505ns (13.885%)  route 3.132ns (86.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 501.160 - 500.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.429     1.429    rec_adc_packet_ins/set_data_inst17/CLK
    SLICE_X98Y171        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y171        FDRE (Prop_fdre_C_Q)         0.236     1.665 r  rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/Q
                         net (fo=7, routed)           1.608     3.274    rec_adc_packet_ins/set_data_inst17/header[6]
    SLICE_X98Y171        LUT4 (Prop_lut4_I0_O)        0.131     3.405 r  rec_adc_packet_ins/set_data_inst17/nevt[3]_i_3/O
                         net (fo=2, routed)           0.618     4.023    rec_adc_packet_ins/set_data_inst17/nevt[3]_i_3_n_0
    SLICE_X99Y171        LUT5 (Prop_lut5_I2_O)        0.138     4.161 r  rec_adc_packet_ins/set_data_inst17/nevt[3]_i_1/O
                         net (fo=4, routed)           0.906     5.066    rec_adc_packet_ins/set_data_inst17/nevt
    SLICE_X92Y174        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/nevt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.160   501.160    rec_adc_packet_ins/set_data_inst17/CLK
    SLICE_X92Y174        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/nevt_reg[0]/C
                         clock pessimism              0.000   501.160    
                         clock uncertainty           -0.066   501.094    
    SLICE_X92Y174        FDRE (Setup_fdre_C_CE)      -0.201   500.893    rec_adc_packet_ins/set_data_inst17/nevt_reg[0]
  -------------------------------------------------------------------
                         required time                        500.893    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                495.826    

Slack (MET) :             495.826ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst17/nevt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.505ns (13.885%)  route 3.132ns (86.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 501.160 - 500.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.429     1.429    rec_adc_packet_ins/set_data_inst17/CLK
    SLICE_X98Y171        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y171        FDRE (Prop_fdre_C_Q)         0.236     1.665 r  rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/Q
                         net (fo=7, routed)           1.608     3.274    rec_adc_packet_ins/set_data_inst17/header[6]
    SLICE_X98Y171        LUT4 (Prop_lut4_I0_O)        0.131     3.405 r  rec_adc_packet_ins/set_data_inst17/nevt[3]_i_3/O
                         net (fo=2, routed)           0.618     4.023    rec_adc_packet_ins/set_data_inst17/nevt[3]_i_3_n_0
    SLICE_X99Y171        LUT5 (Prop_lut5_I2_O)        0.138     4.161 r  rec_adc_packet_ins/set_data_inst17/nevt[3]_i_1/O
                         net (fo=4, routed)           0.906     5.066    rec_adc_packet_ins/set_data_inst17/nevt
    SLICE_X92Y174        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/nevt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.160   501.160    rec_adc_packet_ins/set_data_inst17/CLK
    SLICE_X92Y174        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/nevt_reg[1]/C
                         clock pessimism              0.000   501.160    
                         clock uncertainty           -0.066   501.094    
    SLICE_X92Y174        FDRE (Setup_fdre_C_CE)      -0.201   500.893    rec_adc_packet_ins/set_data_inst17/nevt_reg[1]
  -------------------------------------------------------------------
                         required time                        500.893    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                495.826    

Slack (MET) :             495.826ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst17/nevt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.505ns (13.885%)  route 3.132ns (86.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 501.160 - 500.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.429     1.429    rec_adc_packet_ins/set_data_inst17/CLK
    SLICE_X98Y171        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y171        FDRE (Prop_fdre_C_Q)         0.236     1.665 r  rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/Q
                         net (fo=7, routed)           1.608     3.274    rec_adc_packet_ins/set_data_inst17/header[6]
    SLICE_X98Y171        LUT4 (Prop_lut4_I0_O)        0.131     3.405 r  rec_adc_packet_ins/set_data_inst17/nevt[3]_i_3/O
                         net (fo=2, routed)           0.618     4.023    rec_adc_packet_ins/set_data_inst17/nevt[3]_i_3_n_0
    SLICE_X99Y171        LUT5 (Prop_lut5_I2_O)        0.138     4.161 r  rec_adc_packet_ins/set_data_inst17/nevt[3]_i_1/O
                         net (fo=4, routed)           0.906     5.066    rec_adc_packet_ins/set_data_inst17/nevt
    SLICE_X92Y174        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/nevt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.160   501.160    rec_adc_packet_ins/set_data_inst17/CLK
    SLICE_X92Y174        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/nevt_reg[2]/C
                         clock pessimism              0.000   501.160    
                         clock uncertainty           -0.066   501.094    
    SLICE_X92Y174        FDRE (Setup_fdre_C_CE)      -0.201   500.893    rec_adc_packet_ins/set_data_inst17/nevt_reg[2]
  -------------------------------------------------------------------
                         required time                        500.893    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                495.826    

Slack (MET) :             495.826ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst17/nevt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.505ns (13.885%)  route 3.132ns (86.115%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 501.160 - 500.000 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.429     1.429    rec_adc_packet_ins/set_data_inst17/CLK
    SLICE_X98Y171        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y171        FDRE (Prop_fdre_C_Q)         0.236     1.665 r  rec_adc_packet_ins/set_data_inst17/cnt_reg[2]/Q
                         net (fo=7, routed)           1.608     3.274    rec_adc_packet_ins/set_data_inst17/header[6]
    SLICE_X98Y171        LUT4 (Prop_lut4_I0_O)        0.131     3.405 r  rec_adc_packet_ins/set_data_inst17/nevt[3]_i_3/O
                         net (fo=2, routed)           0.618     4.023    rec_adc_packet_ins/set_data_inst17/nevt[3]_i_3_n_0
    SLICE_X99Y171        LUT5 (Prop_lut5_I2_O)        0.138     4.161 r  rec_adc_packet_ins/set_data_inst17/nevt[3]_i_1/O
                         net (fo=4, routed)           0.906     5.066    rec_adc_packet_ins/set_data_inst17/nevt
    SLICE_X92Y174        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/nevt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.160   501.160    rec_adc_packet_ins/set_data_inst17/CLK
    SLICE_X92Y174        FDRE                                         r  rec_adc_packet_ins/set_data_inst17/nevt_reg[3]/C
                         clock pessimism              0.000   501.160    
                         clock uncertainty           -0.066   501.094    
    SLICE_X92Y174        FDRE (Setup_fdre_C_CE)      -0.201   500.893    rec_adc_packet_ins/set_data_inst17/nevt_reg[3]
  -------------------------------------------------------------------
                         required time                        500.893    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                495.826    

Slack (MET) :             496.166ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.266ns (8.419%)  route 2.893ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 501.192 - 500.000 ) 
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.496     1.496    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X77Y158        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDRE (Prop_fdre_C_Q)         0.223     1.719 f  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/Q
                         net (fo=3, routed)           1.581     3.300    rec_adc_packet_ins/set_data_inst04/header[8]
    SLICE_X77Y158        LUT6 (Prop_lut6_I0_O)        0.043     3.343 r  rec_adc_packet_ins/set_data_inst04/footer[4]_i_1/O
                         net (fo=6, routed)           1.313     4.656    rec_adc_packet_ins/set_data_inst04/footer[9]
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.192   501.192    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[0]/C
                         clock pessimism              0.000   501.192    
                         clock uncertainty           -0.066   501.126    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304   500.822    rec_adc_packet_ins/set_data_inst04/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        500.822    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                496.166    

Slack (MET) :             496.166ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.266ns (8.419%)  route 2.893ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 501.192 - 500.000 ) 
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.496     1.496    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X77Y158        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDRE (Prop_fdre_C_Q)         0.223     1.719 f  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/Q
                         net (fo=3, routed)           1.581     3.300    rec_adc_packet_ins/set_data_inst04/header[8]
    SLICE_X77Y158        LUT6 (Prop_lut6_I0_O)        0.043     3.343 r  rec_adc_packet_ins/set_data_inst04/footer[4]_i_1/O
                         net (fo=6, routed)           1.313     4.656    rec_adc_packet_ins/set_data_inst04/footer[9]
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.192   501.192    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[1]/C
                         clock pessimism              0.000   501.192    
                         clock uncertainty           -0.066   501.126    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304   500.822    rec_adc_packet_ins/set_data_inst04/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        500.822    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                496.166    

Slack (MET) :             496.166ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.266ns (8.419%)  route 2.893ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 501.192 - 500.000 ) 
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.496     1.496    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X77Y158        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDRE (Prop_fdre_C_Q)         0.223     1.719 f  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/Q
                         net (fo=3, routed)           1.581     3.300    rec_adc_packet_ins/set_data_inst04/header[8]
    SLICE_X77Y158        LUT6 (Prop_lut6_I0_O)        0.043     3.343 r  rec_adc_packet_ins/set_data_inst04/footer[4]_i_1/O
                         net (fo=6, routed)           1.313     4.656    rec_adc_packet_ins/set_data_inst04/footer[9]
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.192   501.192    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[2]/C
                         clock pessimism              0.000   501.192    
                         clock uncertainty           -0.066   501.126    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304   500.822    rec_adc_packet_ins/set_data_inst04/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        500.822    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                496.166    

Slack (MET) :             496.166ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.266ns (8.419%)  route 2.893ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 501.192 - 500.000 ) 
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.496     1.496    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X77Y158        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDRE (Prop_fdre_C_Q)         0.223     1.719 f  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/Q
                         net (fo=3, routed)           1.581     3.300    rec_adc_packet_ins/set_data_inst04/header[8]
    SLICE_X77Y158        LUT6 (Prop_lut6_I0_O)        0.043     3.343 r  rec_adc_packet_ins/set_data_inst04/footer[4]_i_1/O
                         net (fo=6, routed)           1.313     4.656    rec_adc_packet_ins/set_data_inst04/footer[9]
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.192   501.192    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[3]/C
                         clock pessimism              0.000   501.192    
                         clock uncertainty           -0.066   501.126    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304   500.822    rec_adc_packet_ins/set_data_inst04/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        500.822    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                496.166    

Slack (MET) :             496.166ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.266ns (8.419%)  route 2.893ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 501.192 - 500.000 ) 
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.496     1.496    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X77Y158        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDRE (Prop_fdre_C_Q)         0.223     1.719 f  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/Q
                         net (fo=3, routed)           1.581     3.300    rec_adc_packet_ins/set_data_inst04/header[8]
    SLICE_X77Y158        LUT6 (Prop_lut6_I0_O)        0.043     3.343 r  rec_adc_packet_ins/set_data_inst04/footer[4]_i_1/O
                         net (fo=6, routed)           1.313     4.656    rec_adc_packet_ins/set_data_inst04/footer[9]
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.192   501.192    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[4]/C
                         clock pessimism              0.000   501.192    
                         clock uncertainty           -0.066   501.126    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304   500.822    rec_adc_packet_ins/set_data_inst04/addr_reg[4]
  -------------------------------------------------------------------
                         required time                        500.822    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                496.166    

Slack (MET) :             496.166ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.266ns (8.419%)  route 2.893ns (91.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 501.192 - 500.000 ) 
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.496     1.496    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X77Y158        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y158        FDRE (Prop_fdre_C_Q)         0.223     1.719 f  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/Q
                         net (fo=3, routed)           1.581     3.300    rec_adc_packet_ins/set_data_inst04/header[8]
    SLICE_X77Y158        LUT6 (Prop_lut6_I0_O)        0.043     3.343 r  rec_adc_packet_ins/set_data_inst04/footer[4]_i_1/O
                         net (fo=6, routed)           1.313     4.656    rec_adc_packet_ins/set_data_inst04/footer[9]
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.192   501.192    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X51Y159        FDRE                                         r  rec_adc_packet_ins/set_data_inst04/addr_reg[5]/C
                         clock pessimism              0.000   501.192    
                         clock uncertainty           -0.066   501.126    
    SLICE_X51Y159        FDRE (Setup_fdre_C_R)       -0.304   500.822    rec_adc_packet_ins/set_data_inst04/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        500.822    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                496.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_218/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_232/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.819     0.819    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X66Y150        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_218/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y150        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.095 r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_218/Q31
                         net (fo=1, routed)           0.000     1.095    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[3]
    SLICE_X66Y150        SRL16E                                       r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_232/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.980     0.980    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X66Y150        SRL16E                                       r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_232/CLK
                         clock pessimism             -0.161     0.819    
    SLICE_X66Y150        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.921    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_232
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[7]_srl32___delay_data_inst_gen_d_ff_r_218/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[7]_srl14___delay_data_inst_gen_d_ff_r_232/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.753     0.753    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X56Y152        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[7]_srl32___delay_data_inst_gen_d_ff_r_218/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.029 r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[7]_srl32___delay_data_inst_gen_d_ff_r_218/Q31
                         net (fo=1, routed)           0.000     1.029    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[7]
    SLICE_X56Y152        SRL16E                                       r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[7]_srl14___delay_data_inst_gen_d_ff_r_232/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.884     0.884    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X56Y152        SRL16E                                       r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[7]_srl14___delay_data_inst_gen_d_ff_r_232/CLK
                         clock pessimism             -0.131     0.753    
    SLICE_X56Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.855    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[7]_srl14___delay_data_inst_gen_d_ff_r_232
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[15]_srl32___delay_data_inst_gen_d_ff_r_265/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[15]_srl14___delay_data_inst_gen_d_ff_r_279/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.928     0.928    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X58Y170        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[15]_srl32___delay_data_inst_gen_d_ff_r_265/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y170        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.204 r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[15]_srl32___delay_data_inst_gen_d_ff_r_265/Q31
                         net (fo=1, routed)           0.000     1.204    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[15]
    SLICE_X58Y170        SRL16E                                       r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[15]_srl14___delay_data_inst_gen_d_ff_r_279/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.106     1.106    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X58Y170        SRL16E                                       r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[15]_srl14___delay_data_inst_gen_d_ff_r_279/CLK
                         clock pessimism             -0.178     0.928    
    SLICE_X58Y170        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.030    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[15]_srl14___delay_data_inst_gen_d_ff_r_279
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_265/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_279/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.859     0.859    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X66Y166        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_265/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y166        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.135 r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_265/Q31
                         net (fo=1, routed)           0.000     1.135    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[2]
    SLICE_X66Y166        SRL16E                                       r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_279/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.022     1.022    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X66Y166        SRL16E                                       r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_279/CLK
                         clock pessimism             -0.163     0.859    
    SLICE_X66Y166        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.961    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_279
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[5]_srl32___delay_data_inst_gen_d_ff_r_265/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[5]_srl14___delay_data_inst_gen_d_ff_r_279/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.780     0.780    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X62Y168        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[5]_srl32___delay_data_inst_gen_d_ff_r_265/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y168        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.056 r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[5]_srl32___delay_data_inst_gen_d_ff_r_265/Q31
                         net (fo=1, routed)           0.000     1.056    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[5]
    SLICE_X62Y168        SRL16E                                       r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[5]_srl14___delay_data_inst_gen_d_ff_r_279/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.919     0.919    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X62Y168        SRL16E                                       r  rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[5]_srl14___delay_data_inst_gen_d_ff_r_279/CLK
                         clock pessimism             -0.139     0.780    
    SLICE_X62Y168        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.882    rec_adc_packet_ins/set_data_inst04/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[5]_srl14___delay_data_inst_gen_d_ff_r_279
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[15]_srl32___delay_data_inst_gen_d_ff_r_406/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[15]_srl14___delay_data_inst_gen_d_ff_r_420/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.753ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.753     0.753    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X70Y147        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[15]_srl32___delay_data_inst_gen_d_ff_r_406/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.029 r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[15]_srl32___delay_data_inst_gen_d_ff_r_406/Q31
                         net (fo=1, routed)           0.000     1.029    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[15]
    SLICE_X70Y147        SRL16E                                       r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[15]_srl14___delay_data_inst_gen_d_ff_r_420/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.894     0.894    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X70Y147        SRL16E                                       r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[15]_srl14___delay_data_inst_gen_d_ff_r_420/CLK
                         clock pessimism             -0.141     0.753    
    SLICE_X70Y147        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.855    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[15]_srl14___delay_data_inst_gen_d_ff_r_420
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_406/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_420/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.702     0.702    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X74Y143        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_406/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y143        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     0.978 r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_406/Q31
                         net (fo=1, routed)           0.000     0.978    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[3]
    SLICE_X74Y143        SRL16E                                       r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_420/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.829     0.829    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X74Y143        SRL16E                                       r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_420/CLK
                         clock pessimism             -0.127     0.702    
    SLICE_X74Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.804    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_420
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[7]_srl32___delay_data_inst_gen_d_ff_r_406/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[7]_srl14___delay_data_inst_gen_d_ff_r_420/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.716     0.716    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X74Y154        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[7]_srl32___delay_data_inst_gen_d_ff_r_406/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     0.992 r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[7]_srl32___delay_data_inst_gen_d_ff_r_406/Q31
                         net (fo=1, routed)           0.000     0.992    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[7]
    SLICE_X74Y154        SRL16E                                       r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[7]_srl14___delay_data_inst_gen_d_ff_r_420/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.851     0.851    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X74Y154        SRL16E                                       r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[7]_srl14___delay_data_inst_gen_d_ff_r_420/CLK
                         clock pessimism             -0.135     0.716    
    SLICE_X74Y154        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.818    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[7]_srl14___delay_data_inst_gen_d_ff_r_420
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_453/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_467/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.761     0.761    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X66Y157        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_453/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y157        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.037 r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_453/Q31
                         net (fo=1, routed)           0.000     1.037    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[3]
    SLICE_X66Y157        SRL16E                                       r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_467/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.909     0.909    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X66Y157        SRL16E                                       r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_467/CLK
                         clock pessimism             -0.148     0.761    
    SLICE_X66Y157        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.863    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_467
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[8]_srl32___delay_data_inst_gen_d_ff_r_453/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[8]_srl14___delay_data_inst_gen_d_ff_r_467/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.829     0.829    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X62Y159        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[8]_srl32___delay_data_inst_gen_d_ff_r_453/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y159        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.105 r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[8]_srl32___delay_data_inst_gen_d_ff_r_453/Q31
                         net (fo=1, routed)           0.000     1.105    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[8]
    SLICE_X62Y159        SRL16E                                       r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[8]_srl14___delay_data_inst_gen_d_ff_r_467/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.970     0.970    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X62Y159        SRL16E                                       r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[8]_srl14___delay_data_inst_gen_d_ff_r_467/CLK
                         clock pessimism             -0.141     0.829    
    SLICE_X62Y159        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.931    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[8]_srl14___delay_data_inst_gen_d_ff_r_467
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2M_1
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y63    rec_adc_packet_ins/buffer_mem16_inst0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y55    rec_adc_packet_ins/buffer_mem16_inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y65    rec_adc_packet_ins/buffer_mem16_inst10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y50    rec_adc_packet_ins/buffer_mem16_inst11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y58    rec_adc_packet_ins/buffer_mem16_inst12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y51    rec_adc_packet_ins/buffer_mem16_inst13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y56    rec_adc_packet_ins/buffer_mem16_inst14/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y52    rec_adc_packet_ins/buffer_mem16_inst15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y59    rec_adc_packet_ins/buffer_mem16_inst16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y68    rec_adc_packet_ins/buffer_mem16_inst17/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X104Y137  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[0]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X104Y137  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[13]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X108Y140  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[15]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y137   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[1]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y137   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[1]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y143   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y143   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[4]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y137   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[9]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y137   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[9]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         250.000     249.358    SLICE_X104Y137  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[0]_srl14___delay_data_inst_gen_d_ff_r_138/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X104Y137  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[0]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X104Y137  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[0]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y140   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[10]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y140   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[10]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y140   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[11]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y140   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[11]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X102Y141  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[12]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X102Y141  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[12]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X104Y137  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[13]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X104Y137  rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[13]_srl32___delay_data_inst_gen_d_ff_r_124/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cnvclk
  To Clock:  cnvclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       99.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cnvclk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         500.000
Sources:            { CPS_ReadOut/cnvclk_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X88Y159   CPS_ReadOut/DATA10_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X88Y159   CPS_ReadOut/DATA10_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X109Y133  CPS_ReadOut/DATA11_reg[9]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X126Y147  CPS_ReadOut/DATA12_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X82Y133   CPS_ReadOut/DATA13_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X82Y133   CPS_ReadOut/DATA13_reg[8]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X82Y133   CPS_ReadOut/DATA13_reg[9]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X128Y140  CPS_ReadOut/DATA14_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X128Y140  CPS_ReadOut/DATA14_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X120Y150  CPS_ReadOut/DATA16_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X126Y147  CPS_ReadOut/DATA12_reg[5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X126Y147  CPS_ReadOut/DATA12_reg[5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X120Y150  CPS_ReadOut/DATA16_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X120Y150  CPS_ReadOut/DATA16_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X120Y150  CPS_ReadOut/DATA16_reg[6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X92Y140   CPS_ReadOut/DATA1_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X92Y140   CPS_ReadOut/DATA1_reg[5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X92Y140   CPS_ReadOut/DATA1_reg[7]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X86Y154   CPS_ReadOut/DATA2_reg[6]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X86Y154   CPS_ReadOut/DATA2_reg[7]/C
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X126Y141  CPS_ReadOut/deserializer14/bit_index_reg[10]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X126Y141  CPS_ReadOut/deserializer14/bit_index_reg[11]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X126Y141  CPS_ReadOut/deserializer14/bit_index_reg[12]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X126Y141  CPS_ReadOut/deserializer14/bit_index_reg[9]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X85Y153   CPS_ReadOut/deserializer2/bit_index_reg[10]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X85Y153   CPS_ReadOut/deserializer2/bit_index_reg[11]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X85Y153   CPS_ReadOut/deserializer2/bit_index_reg[12]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X85Y153   CPS_ReadOut/deserializer2/bit_index_reg[9]/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         100.000     99.600     SLICE_X96Y140   CPS_ReadOut/deserializer1/bit_index_reg[0]/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         100.000     99.600     SLICE_X96Y140   CPS_ReadOut/deserializer1/bit_index_reg[0]/PRE



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.779ns (21.014%)  route 2.928ns (78.986%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.450     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I3_O)        0.043     7.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.578     8.226    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.043     8.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.034    37.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.536    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                 29.267    

Slack (MET) :             29.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.779ns (21.089%)  route 2.915ns (78.911%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.528     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.043     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.488     8.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.043     8.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.033    37.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.535    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 29.279    

Slack (MET) :             29.280ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.779ns (21.089%)  route 2.915ns (78.911%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.528     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.043     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.488     8.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.043     8.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.256    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.034    37.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.536    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 29.280    

Slack (MET) :             29.293ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.779ns (21.169%)  route 2.901ns (78.831%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.528     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.043     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.474     8.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I1_O)        0.043     8.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[3]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.033    37.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.535    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                 29.293    

Slack (MET) :             29.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.779ns (21.185%)  route 2.898ns (78.815%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.450     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I3_O)        0.043     7.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.548     8.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.043     8.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.034    37.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.536    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                 29.297    

Slack (MET) :             29.304ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.779ns (21.226%)  route 2.891ns (78.774%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.528     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.043     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.464     8.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I1_O)        0.043     8.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.034    37.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.536    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 29.304    

Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.779ns (21.435%)  route 2.855ns (78.565%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.450     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I3_O)        0.043     7.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.505     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.043     8.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.034    37.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.536    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.779ns (21.441%)  route 2.854ns (78.559%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.450     7.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I3_O)        0.043     7.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.504     8.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.043     8.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.195    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.033    37.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.535    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                 29.339    

Slack (MET) :             29.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.779ns (21.493%)  route 2.845ns (78.507%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.584     7.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y95         LUT6 (Prop_lut6_I4_O)        0.043     7.782 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3/O
                         net (fo=2, routed)           0.361     8.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_3_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I5_O)        0.043     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.583    37.562    
                         clock uncertainty           -0.035    37.527    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)        0.033    37.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                 29.373    

Slack (MET) :             29.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.779ns (21.676%)  route 2.815ns (78.324%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.357     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.126     6.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.543     6.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X28Y95         LUT6 (Prop_lut6_I4_O)        0.043     6.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.102 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.528     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.043     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.388     8.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.043     8.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.156    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/C
                         clock pessimism              0.558    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.033    37.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.535    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                 29.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.087%)  route 0.156ns (60.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.685     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDCE (Prop_fdce_C_Q)         0.100     2.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.156     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X22Y83         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.926     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X22Y83         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.476     2.248    
    SLICE_X22Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.686     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X35Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X35Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.926     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X35Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.508     2.216    
    SLICE_X35Y92         FDPE (Hold_fdpe_C_D)         0.047     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.680     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y78         FDPE (Prop_fdpe_C_Q)         0.100     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X25Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.918     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.506     2.210    
    SLICE_X25Y78         FDPE (Hold_fdpe_C_D)         0.047     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.684     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.100     2.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.922     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.506     2.214    
    SLICE_X25Y82         FDRE (Hold_fdre_C_D)         0.047     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.687     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X21Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDCE (Prop_fdce_C_Q)         0.100     2.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.055     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_0[1]
    SLICE_X21Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.925     2.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X21Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.506     2.217    
    SLICE_X21Y81         FDCE (Hold_fdce_C_D)         0.044     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.684     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.100     2.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.056     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.925     2.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.509     2.214    
    SLICE_X36Y95         FDRE (Hold_fdre_C_D)         0.044     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.682     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.100     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.923     2.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.509     2.212    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.044     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.683     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.100     2.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.060     2.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.924     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.509     2.213    
    SLICE_X36Y90         FDCE (Hold_fdce_C_D)         0.047     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.682     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.100     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.060     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.923     2.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.509     2.212    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.047     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.686     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X34Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDCE (Prop_fdce_C_Q)         0.100     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.060     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X34Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.926     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X34Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.508     2.216    
    SLICE_X34Y90         FDCE (Hold_fdce_C_D)         0.047     2.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X35Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X35Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X35Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X35Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X34Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X22Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.287     2.263    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y238       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y238       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.263 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.263    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y238       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.147    12.060    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y238       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.203    12.263    
                         clock uncertainty           -0.035    12.228    
    SLICE_X142Y238       FDRE (Setup_fdre_C_D)        0.064    12.292    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 12.052 - 10.000 ) 
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.276     2.252    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y228       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y228       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.252 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.252    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y228       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.139    12.052    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y228       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.200    12.252    
                         clock uncertainty           -0.035    12.217    
    SLICE_X142Y228       FDRE (Setup_fdre_C_D)        0.064    12.281    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -3.252    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 12.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.280     2.256    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y231       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.256 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.256    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y231       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.142    12.055    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.201    12.256    
                         clock uncertainty           -0.035    12.221    
    SLICE_X142Y231       FDRE (Setup_fdre_C_D)        0.064    12.285    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 12.057 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.282     2.258    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y216       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y216       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.258 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.258    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y216       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.144    12.057    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y216       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.201    12.258    
                         clock uncertainty           -0.035    12.223    
    SLICE_X142Y216       FDRE (Setup_fdre_C_D)        0.064    12.287    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 12.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.281     2.257    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y217       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.257 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.257    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.143    12.056    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.201    12.257    
                         clock uncertainty           -0.035    12.222    
    SLICE_X142Y217       FDRE (Setup_fdre_C_D)        0.064    12.286    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 12.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.291     2.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y204       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y204       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.267 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.151    12.064    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y204       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.203    12.267    
                         clock uncertainty           -0.035    12.232    
    SLICE_X142Y204       FDRE (Setup_fdre_C_D)        0.064    12.296    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 12.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.291     2.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y205       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.267 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y205       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.151    12.064    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.203    12.267    
                         clock uncertainty           -0.035    12.232    
    SLICE_X142Y205       FDRE (Setup_fdre_C_D)        0.064    12.296    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 12.072 - 10.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.290     2.266    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y182       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y182       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.266 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.266    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.159    12.072    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.194    12.266    
                         clock uncertainty           -0.035    12.231    
    SLICE_X142Y182       FDRE (Setup_fdre_C_D)        0.064    12.295    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 12.073 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.291     2.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y183       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.267 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y183       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.160    12.073    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.194    12.267    
                         clock uncertainty           -0.035    12.232    
    SLICE_X142Y183       FDRE (Setup_fdre_C_D)        0.064    12.296    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 12.071 - 10.000 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.288     2.264    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y169       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.264 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.264    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.158    12.071    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.193    12.264    
                         clock uncertainty           -0.035    12.229    
    SLICE_X142Y169       FDRE (Setup_fdre_C_D)        0.064    12.293    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.571     0.942    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y217       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.213 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y217       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.775     1.187    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.245     0.942    
    SLICE_X142Y217       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.041    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.575     0.946    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y238       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y238       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.217 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.217    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y238       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.781     1.193    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y238       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.247     0.946    
    SLICE_X142Y238       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.045    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.575     0.946    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y239       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y239       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.217 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.217    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y239       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.781     1.193    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y239       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.247     0.946    
    SLICE_X142Y239       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.045    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.570     0.941    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y231       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.212 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.212    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y231       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.774     1.186    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.245     0.941    
    SLICE_X142Y231       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.040    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.591     0.962    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y193       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y193       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.233 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.233    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y193       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.792     1.204    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y193       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.242     0.962    
    SLICE_X142Y193       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.061    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.591     0.962    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y194       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.233 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.233    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y194       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.792     1.204    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y194       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.242     0.962    
    SLICE_X142Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.061    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.585     0.956    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y182       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y182       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.227 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.227    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y182       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.784     1.196    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y182       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.240     0.956    
    SLICE_X142Y182       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.055    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.586     0.957    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y183       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.228 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.228    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y183       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.785     1.197    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.240     0.957    
    SLICE_X142Y183       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.056    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.583     0.954    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y169       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.225 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.225    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y169       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.782     1.194    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y169       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.240     0.954    
    SLICE_X142Y169       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.053    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.585     0.956    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y167       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y167       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.227 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.227    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y167       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.784     1.196    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y167       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.240     0.956    
    SLICE_X142Y167       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.055    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/pcieclk_ibuf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y3  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y2  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y169      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y169      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y169      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y167      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y167      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y167      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y167      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y238      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y238      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y238      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y155      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y155      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y155      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y156      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y156      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y156      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y156      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y216      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y216      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y216      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5  CPS_ReadOut/BUFG_inst1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y20      xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.204ns (4.539%)  route 4.291ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.291     9.826    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y147       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y147       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[2]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y147       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.204ns (4.539%)  route 4.291ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.291     9.826    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y147       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y147       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y147       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 0.204ns (4.539%)  route 4.291ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.291     9.826    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y147       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y147       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[2]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y147       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.204ns (4.726%)  route 4.112ns (95.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.112     9.647    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[0]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y148       FDRE (Setup_fdre_C_R)       -0.387    12.977    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.204ns (4.726%)  route 4.112ns (95.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.112     9.647    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y148       FDRE (Setup_fdre_C_R)       -0.387    12.977    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.204ns (4.726%)  route 4.112ns (95.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.112     9.647    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y148       FDRE (Setup_fdre_C_R)       -0.387    12.977    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.204ns (4.726%)  route 4.112ns (95.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.112     9.647    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y148       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.204ns (4.726%)  route 4.112ns (95.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.112     9.647    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[1]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y148       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.204ns (4.726%)  route 4.112ns (95.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.112     9.647    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[1]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y148       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.204ns (4.896%)  route 3.962ns (95.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 13.030 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         3.962     9.497    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X145Y147       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.340    13.030    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y147       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[12]/C
                         clock pessimism              0.354    13.384    
                         clock uncertainty           -0.071    13.313    
    SLICE_X145Y147       FDRE (Setup_fdre_C_R)       -0.387    12.926    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  3.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.660%)  route 0.138ns (60.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.591     2.217    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.091     2.308 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         0.138     2.446    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X145Y200       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y200       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/C
                         clock pessimism             -0.321     2.410    
    SLICE_X145Y200       FDRE (Hold_fdre_C_R)        -0.052     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.301%)  route 0.141ns (60.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.591     2.217    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X140Y196       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y196       FDRE (Prop_fdre_C_Q)         0.091     2.308 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         0.141     2.449    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X144Y200       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X144Y200       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism             -0.321     2.410    
    SLICE_X144Y200       FDRE (Hold_fdre_C_R)        -0.052     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (49.947%)  route 0.226ns (50.053%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X140Y151       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y151       FDRE (Prop_fdre_C_Q)         0.091     2.309 f  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg2_reg/Q
                         net (fo=1, routed)           0.173     2.482    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg2
    SLICE_X142Y148       LUT5 (Prop_lut5_I2_O)        0.064     2.546 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[11]_i_5__6/O
                         net (fo=1, routed)           0.054     2.599    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[11]_i_5__6_n_0
    SLICE_X142Y148       LUT6 (Prop_lut6_I5_O)        0.028     2.627 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[11]_i_2__6/O
                         net (fo=1, routed)           0.000     2.627    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[11]_i_2__6_n_0
    SLICE_X142Y148       MUXF7 (Prop_muxf7_I0_O)      0.043     2.670 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]_i_1__6/O
                         net (fo=1, routed)           0.000     2.670    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[11]
    SLICE_X142Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.866     2.813    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X142Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/C
                         clock pessimism             -0.329     2.484    
    SLICE_X142Y148       FDRE (Hold_fdre_C_D)         0.092     2.576    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.568     2.194    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X143Y229       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y229       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     2.349    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1[13]
    SLICE_X143Y229       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.772     2.719    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X143Y229       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.525     2.194    
    SLICE_X143Y229       FDRE (Hold_fdre_C_D)         0.047     2.241    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.568     2.194    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X143Y229       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y229       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[15]/Q
                         net (fo=1, routed)           0.055     2.349    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1[15]
    SLICE_X143Y229       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.772     2.719    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X143Y229       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[15]/C
                         clock pessimism             -0.525     2.194    
    SLICE_X143Y229       FDRE (Hold_fdre_C_D)         0.047     2.241    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.589     2.215    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y189       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y189       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1_reg[11]/Q
                         net (fo=1, routed)           0.055     2.370    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg1[11]
    SLICE_X141Y189       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.790     2.737    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y189       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
                         clock pessimism             -0.522     2.215    
    SLICE_X141Y189       FDRE (Hold_fdre_C_D)         0.047     2.262    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.589     2.215    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y189       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y189       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.370    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X141Y189       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.790     2.737    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y189       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.522     2.215    
    SLICE_X141Y189       FDRE (Hold_fdre_C_D)         0.047     2.262    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.576     2.202    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X137Y240       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y240       FDRE (Prop_fdre_C_Q)         0.100     2.302 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/Q
                         net (fo=1, routed)           0.055     2.357    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[11]
    SLICE_X137Y240       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.782     2.729    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X137Y240       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
                         clock pessimism             -0.527     2.202    
    SLICE_X137Y240       FDRE (Hold_fdre_C_D)         0.047     2.249    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.565     2.191    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y226       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y226       FDRE (Prop_fdre_C_Q)         0.100     2.291 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1_reg[11]/Q
                         net (fo=1, routed)           0.055     2.346    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg1[11]
    SLICE_X141Y226       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.768     2.715    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y226       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
                         clock pessimism             -0.524     2.191    
    SLICE_X141Y226       FDRE (Hold_fdre_C_D)         0.047     2.238    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.566     2.192    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X139Y227       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y227       FDRE (Prop_fdre_C_Q)         0.100     2.292 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.347    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1
    SLICE_X139Y227       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.770     2.717    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X139Y227       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.525     2.192    
    SLICE_X139Y227       FDRE (Hold_fdre_C_D)         0.047     2.239    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y1   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y5  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y4  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y3  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y2  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.902ns (28.022%)  route 2.317ns (71.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.317     8.713    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.902ns (28.786%)  route 2.231ns (71.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.231     8.628    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.902ns (29.158%)  route 2.191ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.191     8.588    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.902ns (29.668%)  route 2.138ns (70.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.138     8.535    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.902ns (29.917%)  route 2.113ns (70.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.113     8.510    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.902ns (30.154%)  route 2.089ns (69.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.089     8.486    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.902ns (30.468%)  route 2.058ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.058     8.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.902ns (31.009%)  route 2.007ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.007     8.403    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.902ns (31.110%)  route 1.997ns (68.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           1.997     8.394    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.259ns (9.134%)  route 2.576ns (90.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 8.838 - 4.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.288     5.319    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X136Y180       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y180       FDRE (Prop_fdre_C_Q)         0.259     5.578 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=631, routed)         2.576     8.154    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/SR[0]
    SLICE_X132Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.148     8.838    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X132Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/C
                         clock pessimism              0.341     9.179    
                         clock uncertainty           -0.065     9.114    
    SLICE_X132Y209       FDRE (Setup_fdre_C_R)       -0.281     8.833    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.663 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.663    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.096     2.367    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.666 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.666    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.096     2.367    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.658 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.658    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.661 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.661    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.662 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.662    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.669 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     2.669    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.015%)  route 0.260ns (66.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.569     2.195    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y219       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y219       FDSE (Prop_fdse_C_Q)         0.100     2.295 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.260     2.555    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[11]
    SLICE_X141Y218       LUT5 (Prop_lut5_I1_O)        0.028     2.583 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.583    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__1_n_0
    SLICE_X141Y218       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.774     2.721    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y218       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.513     2.208    
    SLICE_X141Y218       FDRE (Hold_fdre_C_D)         0.060     2.268    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.155ns (37.103%)  route 0.263ns (62.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.573     2.199    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y213       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y213       FDRE (Prop_fdre_C_Q)         0.091     2.290 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.263     2.553    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2
    SLICE_X138Y211       LUT5 (Prop_lut5_I2_O)        0.064     2.617 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_phy_status_q_i_1/O
                         net (fo=1, routed)           0.000     2.617    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X138Y211       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.781     2.728    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X138Y211       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.513     2.215    
    SLICE_X138Y211       FDRE (Hold_fdre_C_D)         0.087     2.302    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.091ns (11.466%)  route 0.703ns (88.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.583     2.209    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X137Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y169       FDRE (Prop_fdre_C_Q)         0.091     2.300 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.703     3.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_4[11]
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.788     2.735    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5DATA[11])
                                                      0.441     2.687    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.872%)  route 0.261ns (64.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.582     2.208    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X126Y183       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y183       FDRE (Prop_fdre_C_Q)         0.118     2.326 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=6, routed)           0.261     2.587    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[4]
    SLICE_X129Y182       LUT3 (Prop_lut3_I0_O)        0.028     2.615 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_i_1__6/O
                         net (fo=1, routed)           0.000     2.615    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_i_1__6_n_0
    SLICE_X129Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.780     2.727    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/C
                         clock pessimism             -0.489     2.238    
    SLICE_X129Y182       FDRE (Hold_fdre_C_D)         0.060     2.298    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         4.000       0.000      PCIE_X0Y0           xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y148      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flushanyhow/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.897ns (27.447%)  route 2.371ns (72.553%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 8.803 - 4.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.246     5.277    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.259     5.536 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/Q
                         net (fo=9, routed)           0.569     6.104    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset[2]
    SLICE_X112Y152       LUT4 (Prop_lut4_I0_O)        0.043     6.147 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]/O
                         net (fo=1, routed)           0.000     6.147    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]
    SLICE_X112Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.414 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.414    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[3]
    SLICE_X112Y153       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.491 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4/CO[1]
                         net (fo=2, routed)           0.447     6.938    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[5]
    SLICE_X111Y157       LUT3 (Prop_lut3_I2_O)        0.122     7.060 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3_SW0/O
                         net (fo=1, routed)           0.242     7.303    xillybus_ins/xillybus_core_ins/N352
    SLICE_X110Y157       LUT6 (Prop_lut6_I5_O)        0.043     7.346 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3/O
                         net (fo=3, routed)           0.387     7.732    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     7.775 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o4/O
                         net (fo=18, routed)          0.338     8.113    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     8.156 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable2/O
                         net (fo=1, routed)           0.389     8.545    xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable
    SLICE_X110Y157       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flushanyhow/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.113     8.803    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y157       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flushanyhow/C
                         clock pessimism              0.448     9.251    
                         clock uncertainty           -0.065     9.186    
    SLICE_X110Y157       FDRE (Setup_fdre_C_R)       -0.281     8.905    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flushanyhow
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_8/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.983ns (27.629%)  route 2.575ns (72.371%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.805 - 4.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.246     5.277    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.259     5.536 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/Q
                         net (fo=9, routed)           0.569     6.104    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset[2]
    SLICE_X112Y152       LUT4 (Prop_lut4_I0_O)        0.043     6.147 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]/O
                         net (fo=1, routed)           0.000     6.147    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]
    SLICE_X112Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.414 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.414    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[3]
    SLICE_X112Y153       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.491 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4/CO[1]
                         net (fo=2, routed)           0.447     6.938    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[5]
    SLICE_X111Y157       LUT3 (Prop_lut3_I2_O)        0.122     7.060 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3_SW0/O
                         net (fo=1, routed)           0.242     7.303    xillybus_ins/xillybus_core_ins/N352
    SLICE_X110Y157       LUT6 (Prop_lut6_I5_O)        0.043     7.346 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3/O
                         net (fo=3, routed)           0.387     7.732    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     7.775 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o4/O
                         net (fo=18, routed)          0.308     8.083    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o
    SLICE_X109Y157       LUT3 (Prop_lut3_I2_O)        0.043     8.126 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n035811/O
                         net (fo=2, routed)           0.156     8.282    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581
    SLICE_X109Y157       LUT5 (Prop_lut5_I4_O)        0.043     8.325 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03401/O
                         net (fo=12, routed)          0.467     8.792    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340
    SLICE_X113Y153       LUT6 (Prop_lut6_I5_O)        0.043     8.835 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_8_rstpot/O
                         net (fo=1, routed)           0.000     8.835    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_8_rstpot
    SLICE_X113Y153       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_8/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.115     8.805    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X113Y153       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_8/C
                         clock pessimism              0.427     9.232    
                         clock uncertainty           -0.065     9.167    
    SLICE_X113Y153       FDRE (Setup_fdre_C_D)        0.034     9.201    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_8
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flushonly/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.897ns (27.571%)  route 2.356ns (72.429%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 8.804 - 4.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.246     5.277    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.259     5.536 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/Q
                         net (fo=9, routed)           0.569     6.104    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset[2]
    SLICE_X112Y152       LUT4 (Prop_lut4_I0_O)        0.043     6.147 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]/O
                         net (fo=1, routed)           0.000     6.147    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]
    SLICE_X112Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.414 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.414    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[3]
    SLICE_X112Y153       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.491 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4/CO[1]
                         net (fo=2, routed)           0.447     6.938    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[5]
    SLICE_X111Y157       LUT3 (Prop_lut3_I2_O)        0.122     7.060 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3_SW0/O
                         net (fo=1, routed)           0.242     7.303    xillybus_ins/xillybus_core_ins/N352
    SLICE_X110Y157       LUT6 (Prop_lut6_I5_O)        0.043     7.346 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3/O
                         net (fo=3, routed)           0.387     7.732    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     7.775 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o4/O
                         net (fo=18, routed)          0.308     8.083    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o
    SLICE_X109Y157       LUT3 (Prop_lut3_I2_O)        0.043     8.126 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n035811/O
                         net (fo=2, routed)           0.404     8.530    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581
    SLICE_X108Y155       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flushonly/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.114     8.804    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X108Y155       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flushonly/C
                         clock pessimism              0.448     9.252    
                         clock uncertainty           -0.065     9.187    
    SLICE_X108Y155       FDRE (Setup_fdre_C_R)       -0.281     8.906    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flushonly
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.204ns (6.574%)  route 2.899ns (93.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 9.053 - 4.000 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.408     5.439    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y131       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDCE (Prop_fdce_C_Q)         0.204     5.643 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=32, routed)          2.899     8.542    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]
    RAMB36_X6Y23         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.363     9.053    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y23         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.429     9.482    
                         clock uncertainty           -0.065     9.417    
    RAMB36_X6Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.497     8.920    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.920    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_5/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.983ns (28.174%)  route 2.506ns (71.826%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.805 - 4.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.246     5.277    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.259     5.536 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/Q
                         net (fo=9, routed)           0.569     6.104    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset[2]
    SLICE_X112Y152       LUT4 (Prop_lut4_I0_O)        0.043     6.147 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]/O
                         net (fo=1, routed)           0.000     6.147    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]
    SLICE_X112Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.414 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.414    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[3]
    SLICE_X112Y153       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.491 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4/CO[1]
                         net (fo=2, routed)           0.447     6.938    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[5]
    SLICE_X111Y157       LUT3 (Prop_lut3_I2_O)        0.122     7.060 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3_SW0/O
                         net (fo=1, routed)           0.242     7.303    xillybus_ins/xillybus_core_ins/N352
    SLICE_X110Y157       LUT6 (Prop_lut6_I5_O)        0.043     7.346 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3/O
                         net (fo=3, routed)           0.387     7.732    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     7.775 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o4/O
                         net (fo=18, routed)          0.308     8.083    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o
    SLICE_X109Y157       LUT3 (Prop_lut3_I2_O)        0.043     8.126 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n035811/O
                         net (fo=2, routed)           0.156     8.282    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581
    SLICE_X109Y157       LUT5 (Prop_lut5_I4_O)        0.043     8.325 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03401/O
                         net (fo=12, routed)          0.398     8.723    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340
    SLICE_X113Y153       LUT6 (Prop_lut6_I5_O)        0.043     8.766 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_5_rstpot/O
                         net (fo=1, routed)           0.000     8.766    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_5_rstpot
    SLICE_X113Y153       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_5/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.115     8.805    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X113Y153       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_5/C
                         clock pessimism              0.427     9.232    
                         clock uncertainty           -0.065     9.167    
    SLICE_X113Y153       FDRE (Setup_fdre_C_D)        0.034     9.201    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_5
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_6/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.983ns (28.191%)  route 2.504ns (71.809%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.805 - 4.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.246     5.277    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.259     5.536 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/Q
                         net (fo=9, routed)           0.569     6.104    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset[2]
    SLICE_X112Y152       LUT4 (Prop_lut4_I0_O)        0.043     6.147 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]/O
                         net (fo=1, routed)           0.000     6.147    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]
    SLICE_X112Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.414 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.414    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[3]
    SLICE_X112Y153       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.491 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4/CO[1]
                         net (fo=2, routed)           0.447     6.938    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[5]
    SLICE_X111Y157       LUT3 (Prop_lut3_I2_O)        0.122     7.060 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3_SW0/O
                         net (fo=1, routed)           0.242     7.303    xillybus_ins/xillybus_core_ins/N352
    SLICE_X110Y157       LUT6 (Prop_lut6_I5_O)        0.043     7.346 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3/O
                         net (fo=3, routed)           0.387     7.732    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     7.775 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o4/O
                         net (fo=18, routed)          0.308     8.083    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o
    SLICE_X109Y157       LUT3 (Prop_lut3_I2_O)        0.043     8.126 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n035811/O
                         net (fo=2, routed)           0.156     8.282    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581
    SLICE_X109Y157       LUT5 (Prop_lut5_I4_O)        0.043     8.325 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03401/O
                         net (fo=12, routed)          0.396     8.721    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340
    SLICE_X113Y153       LUT6 (Prop_lut6_I5_O)        0.043     8.764 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_6_rstpot/O
                         net (fo=1, routed)           0.000     8.764    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_6_rstpot
    SLICE_X113Y153       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_6/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.115     8.805    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X113Y153       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_6/C
                         clock pessimism              0.427     9.232    
                         clock uncertainty           -0.065     9.167    
    SLICE_X113Y153       FDRE (Setup_fdre_C_D)        0.033     9.200    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_6
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_3/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.983ns (28.282%)  route 2.493ns (71.718%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.805 - 4.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.246     5.277    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.259     5.536 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/Q
                         net (fo=9, routed)           0.569     6.104    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset[2]
    SLICE_X112Y152       LUT4 (Prop_lut4_I0_O)        0.043     6.147 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]/O
                         net (fo=1, routed)           0.000     6.147    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]
    SLICE_X112Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.414 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.414    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[3]
    SLICE_X112Y153       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.491 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4/CO[1]
                         net (fo=2, routed)           0.447     6.938    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[5]
    SLICE_X111Y157       LUT3 (Prop_lut3_I2_O)        0.122     7.060 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3_SW0/O
                         net (fo=1, routed)           0.242     7.303    xillybus_ins/xillybus_core_ins/N352
    SLICE_X110Y157       LUT6 (Prop_lut6_I5_O)        0.043     7.346 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3/O
                         net (fo=3, routed)           0.387     7.732    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     7.775 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o4/O
                         net (fo=18, routed)          0.308     8.083    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o
    SLICE_X109Y157       LUT3 (Prop_lut3_I2_O)        0.043     8.126 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n035811/O
                         net (fo=2, routed)           0.156     8.282    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581
    SLICE_X109Y157       LUT5 (Prop_lut5_I4_O)        0.043     8.325 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03401/O
                         net (fo=12, routed)          0.385     8.710    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340
    SLICE_X113Y154       LUT6 (Prop_lut6_I5_O)        0.043     8.753 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_3_rstpot/O
                         net (fo=1, routed)           0.000     8.753    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_3_rstpot
    SLICE_X113Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_3/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.115     8.805    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X113Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_3/C
                         clock pessimism              0.427     9.232    
                         clock uncertainty           -0.065     9.167    
    SLICE_X113Y154       FDRE (Setup_fdre_C_D)        0.034     9.201    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_3
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_state_2_1/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_63/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.620ns (46.612%)  route 1.856ns (53.388%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 8.792 - 4.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.219     5.250    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X101Y175       FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_state_2_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y175       FDRE (Prop_fdre_C_Q)         0.204     5.454 f  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_state_2_1/Q
                         net (fo=1, routed)           0.439     5.893    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_state_2_1
    SLICE_X101Y175       LUT5 (Prop_lut5_I0_O)        0.123     6.016 r  xillybus_ins/xillybus_core_ins/mux10112321/O
                         net (fo=138, routed)         0.585     6.601    xillybus_ins/xillybus_core_ins/mux1011232
    SLICE_X104Y169       LUT6 (Prop_lut6_I5_O)        0.043     6.644 r  xillybus_ins/xillybus_core_ins/mux101231/O
                         net (fo=2, routed)           0.503     7.147    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_A[3]
    SLICE_X104Y171       LUT2 (Prop_lut2_I0_O)        0.043     7.190 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_lut[3]/O
                         net (fo=1, routed)           0.000     7.190    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_lut[3]
    SLICE_X104Y171       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.370 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.370    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[3]
    SLICE_X104Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.424 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[4]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.424    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[7]
    SLICE_X104Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.478 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.478    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[11]
    SLICE_X104Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.532 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     7.539    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[15]
    SLICE_X104Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.593 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.593    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[19]
    SLICE_X104Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.647 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.647    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[23]
    SLICE_X104Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.701 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.701    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[27]
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.755 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[28]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.755    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[31]
    SLICE_X104Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.809 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[32]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.809    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[35]
    SLICE_X104Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.863 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[36]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.863    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[39]
    SLICE_X104Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.917 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[40]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.917    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[43]
    SLICE_X104Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.971 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[44]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.971    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[47]
    SLICE_X104Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.025 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[48]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.025    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[51]
    SLICE_X104Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.079 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[52]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.079    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[55]
    SLICE_X104Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.133 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[56]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.133    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[59]
    SLICE_X104Y186       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.284 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux__n1315_rs_cy[60]_CARRY4/O[3]
                         net (fo=1, routed)           0.321     8.606    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/_n1315[63]
    SLICE_X103Y185       LUT3 (Prop_lut3_I2_O)        0.120     8.726 r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mmux_send_state[2]_send_Address[63]_wide_mux_210_OUT601/O
                         net (fo=1, routed)           0.000     8.726    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_state[2]_send_Address[63]_wide_mux_210_OUT[63]
    SLICE_X103Y185       FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_63/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.102     8.792    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X103Y185       FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_63/C
                         clock pessimism              0.447     9.239    
                         clock uncertainty           -0.065     9.174    
    SLICE_X103Y185       FDRE (Setup_fdre_C_D)        0.033     9.207    xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/send_Address_63
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_0/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.983ns (28.735%)  route 2.438ns (71.265%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.805 - 4.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.246     5.277    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.259     5.536 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/Q
                         net (fo=9, routed)           0.569     6.104    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset[2]
    SLICE_X112Y152       LUT4 (Prop_lut4_I0_O)        0.043     6.147 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]/O
                         net (fo=1, routed)           0.000     6.147    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]
    SLICE_X112Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.414 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.414    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[3]
    SLICE_X112Y153       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.491 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4/CO[1]
                         net (fo=2, routed)           0.447     6.938    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[5]
    SLICE_X111Y157       LUT3 (Prop_lut3_I2_O)        0.122     7.060 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3_SW0/O
                         net (fo=1, routed)           0.242     7.303    xillybus_ins/xillybus_core_ins/N352
    SLICE_X110Y157       LUT6 (Prop_lut6_I5_O)        0.043     7.346 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3/O
                         net (fo=3, routed)           0.387     7.732    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     7.775 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o4/O
                         net (fo=18, routed)          0.308     8.083    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o
    SLICE_X109Y157       LUT3 (Prop_lut3_I2_O)        0.043     8.126 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n035811/O
                         net (fo=2, routed)           0.156     8.282    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581
    SLICE_X109Y157       LUT5 (Prop_lut5_I4_O)        0.043     8.325 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03401/O
                         net (fo=12, routed)          0.330     8.655    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340
    SLICE_X113Y154       LUT6 (Prop_lut6_I5_O)        0.043     8.698 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_0_rstpot/O
                         net (fo=1, routed)           0.000     8.698    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_0_rstpot
    SLICE_X113Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_0/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.115     8.805    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X113Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_0/C
                         clock pessimism              0.427     9.232    
                         clock uncertainty           -0.065     9.167    
    SLICE_X113Y154       FDRE (Setup_fdre_C_D)        0.034     9.201    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_0
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_2/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.983ns (28.752%)  route 2.436ns (71.248%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 8.805 - 4.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.246     5.277    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X110Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDRE (Prop_fdre_C_Q)         0.259     5.536 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset_2/Q
                         net (fo=9, routed)           0.569     6.104    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_start_offset[2]
    SLICE_X112Y152       LUT4 (Prop_lut4_I0_O)        0.043     6.147 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]/O
                         net (fo=1, routed)           0.000     6.147    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_lut[1]
    SLICE_X112Y152       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.414 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.414    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[3]
    SLICE_X112Y153       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.491 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[4]_CARRY4/CO[1]
                         net (fo=2, routed)           0.447     6.938    xillybus_ins/xillybus_core_ins/unitw_3_ins/Mcompar_n0037_cy[5]
    SLICE_X111Y157       LUT3 (Prop_lut3_I2_O)        0.122     7.060 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3_SW0/O
                         net (fo=1, routed)           0.242     7.303    xillybus_ins/xillybus_core_ins/N352
    SLICE_X110Y157       LUT6 (Prop_lut6_I5_O)        0.043     7.346 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3/O
                         net (fo=3, routed)           0.387     7.732    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o3
    SLICE_X110Y157       LUT5 (Prop_lut5_I4_O)        0.043     7.775 f  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o4/O
                         net (fo=18, routed)          0.308     8.083    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_flush_condition_unitw_3_wr_request_condition_AND_312_o
    SLICE_X109Y157       LUT3 (Prop_lut3_I2_O)        0.043     8.126 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n035811/O
                         net (fo=2, routed)           0.156     8.282    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581
    SLICE_X109Y157       LUT5 (Prop_lut5_I4_O)        0.043     8.325 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03401/O
                         net (fo=12, routed)          0.328     8.653    xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340
    SLICE_X113Y154       LUT6 (Prop_lut6_I5_O)        0.043     8.696 r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_2_rstpot/O
                         net (fo=1, routed)           0.000     8.696    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_2_rstpot
    SLICE_X113Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_2/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.115     8.805    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X113Y154       FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_2/C
                         clock pessimism              0.427     9.232    
                         clock uncertainty           -0.065     9.167    
    SLICE_X113Y154       FDRE (Setup_fdre_C_D)        0.033     9.200    xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_end_offset_2
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.138ns (22.816%)  route 0.467ns (77.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     0.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     2.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     3.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.161     4.851    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[17])
                                                      0.138     4.989 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[17]
                         net (fo=1, routed)           0.467     5.456    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[17]
    RAMB36_X4Y34         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.307     5.338    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y34         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.427     4.911    
    RAMB36_X4Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.527     5.438    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.456    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.026ns (7.093%)  route 0.341ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[5])
                                                      0.026     2.239 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[5]
                         net (fo=1, routed)           0.341     2.579    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/wdata[5]
    RAMB36_X4Y33         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.807     2.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y33         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.265    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.561    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.045ns (12.241%)  route 0.323ns (87.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[24])
                                                      0.045     2.258 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[24]
                         net (fo=1, routed)           0.323     2.580    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[6]
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.804     2.751    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.262    
    RAMB36_X4Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.558    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.047ns (12.755%)  route 0.321ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[28])
                                                      0.047     2.260 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[28]
                         net (fo=1, routed)           0.321     2.581    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[10]
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.804     2.751    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.262    
    RAMB36_X4Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.558    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.036ns (9.440%)  route 0.345ns (90.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[18])
                                                      0.036     2.249 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[18]
                         net (fo=1, routed)           0.345     2.594    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[0]
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.804     2.751    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.262    
    RAMB36_X4Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.558    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.021ns (7.479%)  route 0.260ns (92.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.234 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.260     2.493    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[2]
    RAMB36_X4Y31         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.816     2.763    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y31         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.457    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.043ns (11.228%)  route 0.340ns (88.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[26])
                                                      0.043     2.256 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[26]
                         net (fo=1, routed)           0.340     2.596    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[8]
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.804     2.751    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.262    
    RAMB36_X4Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     2.558    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.046ns (11.757%)  route 0.345ns (88.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[49])
                                                      0.046     2.259 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[49]
                         net (fo=1, routed)           0.345     2.604    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[13]
    RAMB36_X4Y36         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.809     2.756    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y36         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X4Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     2.563    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.036ns (9.108%)  route 0.359ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[47])
                                                      0.036     2.249 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[47]
                         net (fo=1, routed)           0.359     2.608    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[11]
    RAMB36_X4Y36         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.809     2.756    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y36         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X4Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.563    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.036ns (12.342%)  route 0.256ns (87.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.036     2.249 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           0.256     2.504    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X4Y30         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.816     2.763    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y30         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.457    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     PCIE_2_1/USERCLK    n/a                2.000         4.000       2.000      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X6Y23     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X6Y27     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y31     xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y31     xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X5Y22     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X6Y26     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y30     xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y30     xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address10/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address10/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address10/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address10/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y177   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y177   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y177   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y177   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address13/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address13/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y177   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y177   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address11/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y177   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X106Y177   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address11/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address13/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address13/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address13/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address13/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X108Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X108Y176   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address14/RAMB/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.456       0.104      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.450       0.110      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.445       0.195      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.439       0.201      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk200M

Setup :            0  Failing Endpoints,  Worst Slack        3.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 set_chip_addr_ins/rd_en_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.223ns (17.444%)  route 1.055ns (82.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 6.136 - 5.000 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.245     1.247    set_chip_addr_ins/CLK
    SLICE_X105Y192       FDRE                                         r  set_chip_addr_ins/rd_en_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y192       FDRE (Prop_fdre_C_Q)         0.223     1.470 r  set_chip_addr_ins/rd_en_mem_reg/Q
                         net (fo=2, routed)           1.055     2.525    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.136     6.136    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     6.136    
                         clock uncertainty           -0.156     5.980    
    RAMB18_X3Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     5.652    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.652    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 set_chip_addr_ins/rd_en_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.223ns (17.444%)  route 1.055ns (82.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 6.136 - 5.000 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.245     1.247    set_chip_addr_ins/CLK
    SLICE_X105Y192       FDRE                                         r  set_chip_addr_ins/rd_en_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y192       FDRE (Prop_fdre_C_Q)         0.223     1.470 r  set_chip_addr_ins/rd_en_mem_reg/Q
                         net (fo=2, routed)           1.055     2.525    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.136     6.136    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     6.136    
                         clock uncertainty           -0.156     5.980    
    RAMB18_X3Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.243     5.737    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.737    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/rd_en_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.217%)  route 0.603ns (85.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.557     0.559    set_chip_addr_ins/CLK
    SLICE_X105Y192       FDRE                                         r  set_chip_addr_ins/rd_en_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y192       FDRE (Prop_fdre_C_Q)         0.100     0.659 r  set_chip_addr_ins/rd_en_mem_reg/Q
                         net (fo=2, routed)           0.603     1.262    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.786     0.786    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.786    
                         clock uncertainty            0.156     0.942    
    RAMB18_X3Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.038    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/rd_en_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.217%)  route 0.603ns (85.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.557     0.559    set_chip_addr_ins/CLK
    SLICE_X105Y192       FDRE                                         r  set_chip_addr_ins/rd_en_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y192       FDRE (Prop_fdre_C_Q)         0.100     0.659 r  set_chip_addr_ins/rd_en_mem_reg/Q
                         net (fo=2, routed)           0.603     1.262    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.786     0.786    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y76         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.786    
                         clock uncertainty            0.156     0.942    
    RAMB18_X3Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     1.011    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  cnvclk
  To Clock:  clk200M

Setup :            0  Failing Endpoints,  Worst Slack        4.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 CPS_ReadOut/cnvclk_reg/Q
                            (clock source 'cnvclk'  {rise@0.000ns fall@100.000ns period=500.000ns})
  Destination:            CPS_ReadOut/cnvclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@105.000ns - cnvclk fall@100.000ns)
  Data Path Delay:        1.943ns  (logic 0.043ns (2.213%)  route 1.900ns (97.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.081ns = ( 106.081 - 105.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cnvclk fall edge)   100.000   100.000 f  
    SLICE_X74Y183        FDRE                         0.000   100.000 f  CPS_ReadOut/cnvclk_reg/Q
                         net (fo=1027, routed)        1.900   101.900    CPS_ReadOut/CNV
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.043   101.943 f  CPS_ReadOut/cnvclk_i_1/O
                         net (fo=1, routed)           0.000   101.943    CPS_ReadOut/cnvclk_i_1_n_0
    SLICE_X74Y183        FDRE                                         f  CPS_ReadOut/cnvclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)  105.000   105.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   105.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.081   106.081    CPS_ReadOut/clk
    SLICE_X74Y183        FDRE                                         r  CPS_ReadOut/cnvclk_reg/C
                         clock pessimism              0.000   106.081    
                         clock uncertainty           -0.035   106.046    
    SLICE_X74Y183        FDRE (Setup_fdre_C_D)        0.064   106.110    CPS_ReadOut/cnvclk_reg
  -------------------------------------------------------------------
                         required time                        106.110    
                         arrival time                        -101.943    
  -------------------------------------------------------------------
                         slack                                  4.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CPS_ReadOut/cnvclk_reg/Q
                            (clock source 'cnvclk'  {rise@0.000ns fall@100.000ns period=500.000ns})
  Destination:            CPS_ReadOut/cnvclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@100.000ns - cnvclk fall@100.000ns)
  Data Path Delay:        1.050ns  (logic 0.028ns (2.667%)  route 1.022ns (97.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns = ( 100.732 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cnvclk fall edge)   100.000   100.000 f  
    SLICE_X74Y183        FDRE                         0.000   100.000 f  CPS_ReadOut/cnvclk_reg/Q
                         net (fo=1027, routed)        1.022   101.022    CPS_ReadOut/CNV
    SLICE_X74Y183        LUT5 (Prop_lut5_I0_O)        0.028   101.050 f  CPS_ReadOut/cnvclk_i_1/O
                         net (fo=1, routed)           0.000   101.050    CPS_ReadOut/cnvclk_i_1_n_0
    SLICE_X74Y183        FDRE                                         f  CPS_ReadOut/cnvclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   100.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.732   100.732    CPS_ReadOut/clk
    SLICE_X74Y183        FDRE                                         r  CPS_ReadOut/cnvclk_reg/C
                         clock pessimism              0.000   100.732    
                         clock uncertainty            0.035   100.767    
    SLICE_X74Y183        FDRE (Hold_fdre_C_D)         0.087   100.854    CPS_ReadOut/cnvclk_reg
  -------------------------------------------------------------------
                         required time                       -100.854    
                         arrival time                         101.050    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk2M_1
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.259ns (17.572%)  route 1.215ns (82.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.454     1.454    rec_adc_packet_ins/set_data_inst05/CLK
    SLICE_X50Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_fdre_C_Q)         0.259     1.713 r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/Q
                         net (fo=2, routed)           1.215     2.928    rec_adc_packet_ins/data_selector_inst/MEM_RD_FLAG
    SLICE_X90Y141        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.272    11.274    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X90Y141        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/C
                         clock pessimism              0.000    11.274    
                         clock uncertainty           -0.066    11.208    
    SLICE_X90Y141        FDRE (Setup_fdre_C_D)        0.000    11.208    rec_adc_packet_ins/data_selector_inst/flag_already_start_reg
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -2.928    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.302ns (20.238%)  route 1.190ns (79.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.454     1.454    rec_adc_packet_ins/set_data_inst05/CLK
    SLICE_X50Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_fdre_C_Q)         0.259     1.713 r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/Q
                         net (fo=2, routed)           1.190     2.903    rec_adc_packet_ins/data_selector_inst/MEM_RD_FLAG
    SLICE_X90Y141        LUT2 (Prop_lut2_I0_O)        0.043     2.946 r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_i_1/O
                         net (fo=1, routed)           0.000     2.946    rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_i_1_n_0
    SLICE_X90Y141        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.272    11.274    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X90Y141        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/C
                         clock pessimism              0.000    11.274    
                         clock uncertainty           -0.066    11.208    
    SLICE_X90Y141        FDRE (Setup_fdre_C_D)        0.064    11.272    rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                            (clock source 'clk2M_1'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@260.000ns - clk2M_1 fall@250.000ns)
  Data Path Delay:        2.567ns  (logic 0.043ns (1.675%)  route 2.524ns (98.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 261.281 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 fall edge)  250.000   250.000 f  
    SLICE_X100Y146       FDRE                         0.000   250.000 f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        2.524   252.524    rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT
    SLICE_X100Y146       LUT6 (Prop_lut6_I5_O)        0.043   252.567 f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_i_1/O
                         net (fo=1, routed)           0.000   252.567    rec_adc_packet_ins/regen_ctrl_sig/clk_2M_i_1_n_0
    SLICE_X100Y146       FDRE                                         f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                    260.000   260.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   260.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510   261.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376   258.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785   259.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   260.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.279   261.281    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X100Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/C
                         clock pessimism              0.000   261.281    
                         clock uncertainty           -0.066   261.215    
    SLICE_X100Y146       FDRE (Setup_fdre_C_D)        0.034   261.249    rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg
  -------------------------------------------------------------------
                         required time                        261.249    
                         arrival time                        -252.567    
  -------------------------------------------------------------------
                         slack                                  8.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                            (clock source 'clk2M_1'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@250.000ns - clk2M_1 fall@250.000ns)
  Data Path Delay:        1.424ns  (logic 0.028ns (1.966%)  route 1.396ns (98.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 250.828 - 250.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 fall edge)  250.000   250.000 f  
    SLICE_X100Y146       FDRE                         0.000   250.000 f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.396   251.396    rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT
    SLICE_X100Y146       LUT6 (Prop_lut6_I5_O)        0.028   251.424 f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_i_1/O
                         net (fo=1, routed)           0.000   251.424    rec_adc_packet_ins/regen_ctrl_sig/clk_2M_i_1_n_0
    SLICE_X100Y146       FDRE                                         f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   250.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005   251.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070   248.935 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037   249.972    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   250.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.826   250.828    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X100Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/C
                         clock pessimism              0.000   250.828    
                         clock uncertainty            0.066   250.894    
    SLICE_X100Y146       FDRE (Hold_fdre_C_D)         0.060   250.954    rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg
  -------------------------------------------------------------------
                         required time                       -250.954    
                         arrival time                         251.424    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.146ns (18.882%)  route 0.627ns (81.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.827     0.827    rec_adc_packet_ins/set_data_inst05/CLK
    SLICE_X50Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_fdre_C_Q)         0.118     0.945 r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/Q
                         net (fo=2, routed)           0.627     1.572    rec_adc_packet_ins/data_selector_inst/MEM_RD_FLAG
    SLICE_X90Y141        LUT2 (Prop_lut2_I0_O)        0.028     1.600 r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.600    rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_i_1_n_0
    SLICE_X90Y141        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.819     0.821    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X90Y141        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.066     0.887    
    SLICE_X90Y141        FDRE (Hold_fdre_C_D)         0.087     0.974    rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.118ns (15.466%)  route 0.645ns (84.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.827     0.827    rec_adc_packet_ins/set_data_inst05/CLK
    SLICE_X50Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_fdre_C_Q)         0.118     0.945 r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/Q
                         net (fo=2, routed)           0.645     1.590    rec_adc_packet_ins/data_selector_inst/MEM_RD_FLAG
    SLICE_X90Y141        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.819     0.821    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X90Y141        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.066     0.887    
    SLICE_X90Y141        FDRE (Hold_fdre_C_D)         0.040     0.927    rec_adc_packet_ins/data_selector_inst/flag_already_start_reg
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.663    





---------------------------------------------------------------------------------------------------
From Clock:  cnvclk
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 CPS_ReadOut/cnvclk_reg/Q
                            (clock source 'cnvclk'  {rise@0.000ns fall@100.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - cnvclk rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.000ns (0.000%)  route 1.976ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cnvclk rise edge)     0.000     0.000 r  
    SLICE_X74Y183        FDRE                         0.000     0.000 r  CPS_ReadOut/cnvclk_reg/Q
                         net (fo=1027, routed)        1.976     1.976    rec_adc_packet_ins/regen_ctrl_sig/CNVCLK_IN
    SLICE_X103Y152       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X103Y152       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/C
                         clock pessimism              0.000    11.111    
                         clock uncertainty           -0.156    10.955    
    SLICE_X103Y152       FDRE (Setup_fdre_C_D)       -0.010    10.945    rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg
  -------------------------------------------------------------------
                         required time                         10.945    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  8.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CPS_ReadOut/cnvclk_reg/Q
                            (clock source 'cnvclk'  {rise@0.000ns fall@100.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@100.000ns - cnvclk fall@100.000ns)
  Data Path Delay:        1.063ns  (logic 0.000ns (0.000%)  route 1.063ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 100.757 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cnvclk fall edge)   100.000   100.000 f  
    SLICE_X74Y183        FDRE                         0.000   100.000 f  CPS_ReadOut/cnvclk_reg/Q
                         net (fo=1027, routed)        1.063   101.063    rec_adc_packet_ins/regen_ctrl_sig/CNVCLK_IN
    SLICE_X103Y152       FDRE                                         f  rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   100.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005   101.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    98.935 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    99.972    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   100.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.755   100.757    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X103Y152       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/C
                         clock pessimism              0.000   100.757    
                         clock uncertainty            0.156   100.913    
    SLICE_X103Y152       FDRE (Hold_fdre_C_D)         0.047   100.960    rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg
  -------------------------------------------------------------------
                         required time                       -100.960    
                         arrival time                         101.063    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        3.210ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.696ns  (logic 0.236ns (33.899%)  route 0.460ns (66.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y127                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X122Y127       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.460     0.696    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X123Y127       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X123Y127       FDCE (Setup_fdce_C_D)       -0.094     3.906    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          3.906    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.694ns  (logic 0.236ns (34.018%)  route 0.458ns (65.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X122Y128       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.458     0.694    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X123Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X123Y128       FDCE (Setup_fdce_C_D)       -0.089     3.911    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.911    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.708ns  (logic 0.259ns (36.605%)  route 0.449ns (63.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
    SLICE_X122Y128       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.449     0.708    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X124Y127       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X124Y127       FDCE (Setup_fdce_C_D)       -0.005     3.995    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.995    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.690ns  (logic 0.259ns (37.553%)  route 0.431ns (62.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y127                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X122Y127       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.431     0.690    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X123Y126       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X123Y126       FDCE (Setup_fdce_C_D)       -0.013     3.987    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -0.690    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.532ns  (logic 0.236ns (44.401%)  route 0.296ns (55.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y127                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X122Y127       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.296     0.532    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X123Y127       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X123Y127       FDCE (Setup_fdce_C_D)       -0.092     3.908    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.908    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.562ns  (logic 0.236ns (41.973%)  route 0.326ns (58.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/C
    SLICE_X122Y128       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           0.326     0.562    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[13]
    SLICE_X122Y129       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X122Y129       FDCE (Setup_fdce_C_D)       -0.061     3.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.905%)  route 0.290ns (55.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X122Y128       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.290     0.526    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X123Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X123Y128       FDCE (Setup_fdce_C_D)       -0.090     3.910    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.910    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.602ns  (logic 0.259ns (43.046%)  route 0.343ns (56.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y127                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X122Y127       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.343     0.602    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X123Y126       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X123Y126       FDCE (Setup_fdce_C_D)       -0.007     3.993    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.993    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.087%)  route 0.276ns (53.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y127                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X122Y127       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.276     0.512    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X122Y126       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X122Y126       FDCE (Setup_fdce_C_D)       -0.058     3.942    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.550ns  (logic 0.259ns (47.097%)  route 0.291ns (52.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/C
    SLICE_X122Y128       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.291     0.550    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[12]
    SLICE_X123Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X123Y128       FDCE (Setup_fdce_C_D)       -0.010     3.990    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  3.440    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_out3_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        7.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.223ns (9.505%)  route 2.123ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.123     3.757    gen_user_clock_ins/RST_IN
    SLICE_X67Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.430    11.432    gen_user_clock_ins/CLK_IN
    SLICE_X67Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[0]/C
                         clock pessimism             -0.164    11.268    
                         clock uncertainty           -0.186    11.082    
    SLICE_X67Y92         FDRE (Setup_fdre_C_R)       -0.304    10.778    gen_user_clock_ins/rst_cnt_2M_reg[0]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.223ns (9.505%)  route 2.123ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.123     3.757    gen_user_clock_ins/RST_IN
    SLICE_X67Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.430    11.432    gen_user_clock_ins/CLK_IN
    SLICE_X67Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[1]/C
                         clock pessimism             -0.164    11.268    
                         clock uncertainty           -0.186    11.082    
    SLICE_X67Y92         FDRE (Setup_fdre_C_R)       -0.304    10.778    gen_user_clock_ins/rst_cnt_2M_reg[1]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.223ns (9.505%)  route 2.123ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.123     3.757    gen_user_clock_ins/RST_IN
    SLICE_X67Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.430    11.432    gen_user_clock_ins/CLK_IN
    SLICE_X67Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[2]/C
                         clock pessimism             -0.164    11.268    
                         clock uncertainty           -0.186    11.082    
    SLICE_X67Y92         FDRE (Setup_fdre_C_R)       -0.304    10.778    gen_user_clock_ins/rst_cnt_2M_reg[2]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.223ns (9.505%)  route 2.123ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.123     3.757    gen_user_clock_ins/RST_IN
    SLICE_X67Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.430    11.432    gen_user_clock_ins/CLK_IN
    SLICE_X67Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[5]/C
                         clock pessimism             -0.164    11.268    
                         clock uncertainty           -0.186    11.082    
    SLICE_X67Y92         FDRE (Setup_fdre_C_R)       -0.304    10.778    gen_user_clock_ins/rst_cnt_2M_reg[5]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_2M_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.223ns (9.505%)  route 2.123ns (90.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.123     3.757    gen_user_clock_ins/RST_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.430    11.432    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
                         clock pessimism             -0.164    11.268    
                         clock uncertainty           -0.186    11.082    
    SLICE_X66Y92         FDSE (Setup_fdse_C_S)       -0.281    10.801    gen_user_clock_ins/rst_2M_reg
  -------------------------------------------------------------------
                         required time                         10.801    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.223ns (10.095%)  route 1.986ns (89.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.986     3.620    gen_user_clock_ins/RST_IN
    SLICE_X71Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    gen_user_clock_ins/CLK_IN
    SLICE_X71Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[1]/C
                         clock pessimism             -0.164    11.267    
                         clock uncertainty           -0.186    11.081    
    SLICE_X71Y91         FDRE (Setup_fdre_C_R)       -0.304    10.777    gen_user_clock_ins/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.223ns (10.095%)  route 1.986ns (89.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.986     3.620    gen_user_clock_ins/RST_IN
    SLICE_X71Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    gen_user_clock_ins/CLK_IN
    SLICE_X71Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[3]/C
                         clock pessimism             -0.164    11.267    
                         clock uncertainty           -0.186    11.081    
    SLICE_X71Y91         FDRE (Setup_fdre_C_R)       -0.304    10.777    gen_user_clock_ins/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.223ns (10.095%)  route 1.986ns (89.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.986     3.620    gen_user_clock_ins/RST_IN
    SLICE_X71Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    gen_user_clock_ins/CLK_IN
    SLICE_X71Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[4]/C
                         clock pessimism             -0.164    11.267    
                         clock uncertainty           -0.186    11.081    
    SLICE_X71Y91         FDRE (Setup_fdre_C_R)       -0.304    10.777    gen_user_clock_ins/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.223ns (10.095%)  route 1.986ns (89.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.986     3.620    gen_user_clock_ins/RST_IN
    SLICE_X71Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    gen_user_clock_ins/CLK_IN
    SLICE_X71Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[5]/C
                         clock pessimism             -0.164    11.267    
                         clock uncertainty           -0.186    11.081    
    SLICE_X71Y91         FDRE (Setup_fdre_C_R)       -0.304    10.777    gen_user_clock_ins/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/clk_2M_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.223ns (10.095%)  route 1.986ns (89.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.409     1.411    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.634 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.986     3.620    gen_user_clock_ins/RST_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    gen_user_clock_ins/CLK_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/C
                         clock pessimism             -0.164    11.267    
                         clock uncertainty           -0.186    11.081    
    SLICE_X70Y91         FDRE (Setup_fdre_C_R)       -0.281    10.800    gen_user_clock_ins/clk_2M_reg
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  7.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.100ns (8.888%)  route 1.025ns (91.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.025     1.731    gen_user_clock_ins/RST_IN
    SLICE_X70Y92         FDRE                                         r  gen_user_clock_ins/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.885     0.887    gen_user_clock_ins/CLK_IN
    SLICE_X70Y92         FDRE                                         r  gen_user_clock_ins/cnt_reg[2]/C
                         clock pessimism              0.073     0.960    
                         clock uncertainty            0.186     1.146    
    SLICE_X70Y92         FDRE (Hold_fdre_C_R)         0.006     1.152    gen_user_clock_ins/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/clk_2M_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.100ns (8.673%)  route 1.053ns (91.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.053     1.759    gen_user_clock_ins/RST_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.885     0.887    gen_user_clock_ins/CLK_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/C
                         clock pessimism              0.073     0.960    
                         clock uncertainty            0.186     1.146    
    SLICE_X70Y91         FDRE (Hold_fdre_C_R)         0.006     1.152    gen_user_clock_ins/clk_2M_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.100ns (8.673%)  route 1.053ns (91.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.053     1.759    gen_user_clock_ins/RST_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.885     0.887    gen_user_clock_ins/CLK_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[0]/C
                         clock pessimism              0.073     0.960    
                         clock uncertainty            0.186     1.146    
    SLICE_X70Y91         FDRE (Hold_fdre_C_R)         0.006     1.152    gen_user_clock_ins/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.100ns (8.673%)  route 1.053ns (91.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.053     1.759    gen_user_clock_ins/RST_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.885     0.887    gen_user_clock_ins/CLK_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[6]/C
                         clock pessimism              0.073     0.960    
                         clock uncertainty            0.186     1.146    
    SLICE_X70Y91         FDRE (Hold_fdre_C_R)         0.006     1.152    gen_user_clock_ins/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.100ns (8.673%)  route 1.053ns (91.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.053     1.759    gen_user_clock_ins/RST_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.885     0.887    gen_user_clock_ins/CLK_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/cnt_reg[7]/C
                         clock pessimism              0.073     0.960    
                         clock uncertainty            0.186     1.146    
    SLICE_X70Y91         FDRE (Hold_fdre_C_R)         0.006     1.152    gen_user_clock_ins/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.100ns (8.810%)  route 1.035ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.035     1.741    gen_user_clock_ins/RST_IN
    SLICE_X69Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.886     0.888    gen_user_clock_ins/CLK_IN
    SLICE_X69Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[8]/C
                         clock pessimism              0.073     0.961    
                         clock uncertainty            0.186     1.147    
    SLICE_X69Y92         FDRE (Hold_fdre_C_R)        -0.014     1.133    gen_user_clock_ins/rst_cnt_2M_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.100ns (8.810%)  route 1.035ns (91.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.035     1.741    gen_user_clock_ins/RST_IN
    SLICE_X69Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.886     0.888    gen_user_clock_ins/CLK_IN
    SLICE_X69Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[9]/C
                         clock pessimism              0.073     0.961    
                         clock uncertainty            0.186     1.147    
    SLICE_X69Y92         FDRE (Hold_fdre_C_R)        -0.014     1.133    gen_user_clock_ins/rst_cnt_2M_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.100ns (8.794%)  route 1.037ns (91.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.037     1.743    gen_user_clock_ins/RST_IN
    SLICE_X68Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.886     0.888    gen_user_clock_ins/CLK_IN
    SLICE_X68Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[3]/C
                         clock pessimism              0.073     0.961    
                         clock uncertainty            0.186     1.147    
    SLICE_X68Y92         FDRE (Hold_fdre_C_R)        -0.014     1.133    gen_user_clock_ins/rst_cnt_2M_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.100ns (8.794%)  route 1.037ns (91.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.037     1.743    gen_user_clock_ins/RST_IN
    SLICE_X68Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.886     0.888    gen_user_clock_ins/CLK_IN
    SLICE_X68Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[4]/C
                         clock pessimism              0.073     0.961    
                         clock uncertainty            0.186     1.147    
    SLICE_X68Y92         FDRE (Hold_fdre_C_R)        -0.014     1.133    gen_user_clock_ins/rst_cnt_2M_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.100ns (8.794%)  route 1.037ns (91.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.604     0.606    state_control_ins/CLK
    SLICE_X95Y147        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.100     0.706 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          1.037     1.743    gen_user_clock_ins/RST_IN
    SLICE_X68Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.886     0.888    gen_user_clock_ins/CLK_IN
    SLICE_X68Y92         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[6]/C
                         clock pessimism              0.073     0.961    
                         clock uncertainty            0.186     1.147    
    SLICE_X68Y92         FDRE (Hold_fdre_C_R)        -0.014     1.133    gen_user_clock_ins/rst_cnt_2M_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.610    





---------------------------------------------------------------------------------------------------
From Clock:  clk2M
  To Clock:  clk_out3_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        7.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.043ns (1.035%)  route 4.114ns (98.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          2.533     2.533    tlu_handshake_inst/CLK
    SLICE_X74Y84         LUT2 (Prop_lut2_I1_O)        0.043     2.576 r  tlu_handshake_inst/trigger_clock_inferred_i_1/O
                         net (fo=3, routed)           1.580     4.157    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[0]
    SLICE_X48Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.480    11.482    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y78         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.482    
                         clock uncertainty           -0.066    11.416    
    SLICE_X48Y78         FDRE (Setup_fdre_C_D)       -0.022    11.394    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.043ns (1.173%)  route 3.622ns (98.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          2.533     2.533    tlu_handshake_inst/CLK
    SLICE_X74Y84         LUT2 (Prop_lut2_I1_O)        0.043     2.576 r  tlu_handshake_inst/trigger_clock_inferred_i_1/O
                         net (fo=3, routed)           1.089     3.665    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.423    11.425    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism              0.000    11.425    
                         clock uncertainty           -0.066    11.359    
    SLICE_X78Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034    11.325    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.274ns (9.655%)  route 2.564ns (90.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.616     0.616    tlu_handshake_inst/CLK
    SLICE_X57Y93         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.223     0.839 r  tlu_handshake_inst/TLU_STATE_reg[1]/Q
                         net (fo=6, routed)           1.167     2.005    tlu_handshake_inst/TLU_STATE[1]
    SLICE_X57Y92         LUT2 (Prop_lut2_I1_O)        0.051     2.056 r  tlu_handshake_inst/TRIGGER_VALID_INST_0/O
                         net (fo=2, routed)           1.397     3.454    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X47Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.485    11.487    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.066    11.421    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.106    11.315    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.315    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  7.861    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.266ns (9.169%)  route 2.635ns (90.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.616     0.616    tlu_handshake_inst/CLK
    SLICE_X57Y93         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.223     0.839 r  tlu_handshake_inst/TLU_STATE_reg[1]/Q
                         net (fo=6, routed)           1.167     2.005    tlu_handshake_inst/TLU_STATE[1]
    SLICE_X57Y92         LUT3 (Prop_lut3_I2_O)        0.043     2.048 r  tlu_handshake_inst/TRIGGER_CNT_VALID_INST_0/O
                         net (fo=18, routed)          1.468     3.517    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[0]
    SLICE_X47Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.485    11.487    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.066    11.421    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)       -0.007    11.414    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.274ns (10.099%)  route 2.439ns (89.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.616     0.616    tlu_handshake_inst/CLK
    SLICE_X57Y93         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.223     0.839 r  tlu_handshake_inst/TLU_STATE_reg[1]/Q
                         net (fo=6, routed)           1.167     2.005    tlu_handshake_inst/TLU_STATE[1]
    SLICE_X57Y92         LUT2 (Prop_lut2_I1_O)        0.051     2.056 r  tlu_handshake_inst/TRIGGER_VALID_INST_0/O
                         net (fo=2, routed)           1.273     3.329    u_ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.423    11.425    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000    11.425    
                         clock uncertainty           -0.066    11.359    
    SLICE_X78Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.129    11.230    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.926ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.266ns (9.529%)  route 2.525ns (90.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.616     0.616    tlu_handshake_inst/CLK
    SLICE_X57Y93         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDCE (Prop_fdce_C_Q)         0.223     0.839 r  tlu_handshake_inst/TLU_STATE_reg[1]/Q
                         net (fo=6, routed)           1.167     2.005    tlu_handshake_inst/TLU_STATE[1]
    SLICE_X57Y92         LUT3 (Prop_lut3_I2_O)        0.043     2.048 r  tlu_handshake_inst/TRIGGER_CNT_VALID_INST_0/O
                         net (fo=18, routed)          1.359     3.407    u_ila_0/inst/ila_core_inst/probe6[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.423    11.425    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000    11.425    
                         clock uncertainty           -0.066    11.359    
    SLICE_X78Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    11.333    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                  7.926    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@260.000ns - clk2M fall@250.000ns)
  Data Path Delay:        3.188ns  (logic 0.000ns (0.000%)  route 3.188ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 261.429 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          3.188   253.188    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[0]
    SLICE_X50Y84         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                    260.000   260.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   260.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510   261.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376   258.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785   259.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   260.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.427   261.429    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y84         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000   261.429    
                         clock uncertainty           -0.066   261.363    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)       -0.002   261.361    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        261.361    
                         arrival time                        -253.188    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.223ns (9.501%)  route 2.124ns (90.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.587     0.587    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.223     0.810 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          2.124     2.934    u_ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.423    11.425    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000    11.425    
                         clock uncertainty           -0.066    11.359    
    SLICE_X78Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022    11.337    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -2.934    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_user_clock_ins/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.043ns (1.570%)  route 2.696ns (98.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 11.431 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          2.696     2.696    gen_user_clock_ins/CLK_2M_OUT
    SLICE_X70Y91         LUT5 (Prop_lut5_I4_O)        0.043     2.739 r  gen_user_clock_ins/clk_2M_i_1/O
                         net (fo=1, routed)           0.000     2.739    gen_user_clock_ins/clk_2M_i_1_n_0
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.429    11.431    gen_user_clock_ins/CLK_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/C
                         clock pessimism              0.000    11.431    
                         clock uncertainty           -0.066    11.365    
    SLICE_X70Y91         FDRE (Setup_fdre_C_D)        0.064    11.429    gen_user_clock_ins/clk_2M_reg
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.223ns (10.264%)  route 1.950ns (89.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.523     0.523    tlu_handshake_inst/CLK
    SLICE_X57Y92         FDCE                                         r  tlu_handshake_inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.223     0.746 r  tlu_handshake_inst/busy_reg/Q
                         net (fo=4, routed)           1.950     2.695    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[0]
    SLICE_X43Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.485    11.487    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.487    
                         clock uncertainty           -0.066    11.421    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)       -0.007    11.414    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  8.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.100ns (9.622%)  route 0.939ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.279     0.279    tlu_handshake_inst/CLK
    SLICE_X57Y92         FDCE                                         r  tlu_handshake_inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.100     0.379 r  tlu_handshake_inst/busy_reg/Q
                         net (fo=4, routed)           0.939     1.318    u_ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.066     0.947    
    SLICE_X78Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.039    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.100ns (9.828%)  route 0.918ns (90.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314     0.314    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.100     0.414 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          0.918     1.332    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X50Y84         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y84         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.885    
                         clock uncertainty            0.066     0.951    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.032     0.983    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.000ns (0.000%)  route 1.403ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          1.403     1.403    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.066     0.947    
    SLICE_X78Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.045    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.100ns (8.477%)  route 1.080ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.279     0.279    tlu_handshake_inst/CLK
    SLICE_X57Y92         FDCE                                         r  tlu_handshake_inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.100     0.379 r  tlu_handshake_inst/busy_reg/Q
                         net (fo=4, routed)           1.080     1.458    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[0]
    SLICE_X43Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.914     0.916    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y81         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.066     0.982    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.039     1.021    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_user_clock_ins/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        1.483ns  (logic 0.028ns (1.888%)  route 1.455ns (98.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 250.887 - 250.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X70Y91         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          1.455   251.455    gen_user_clock_ins/CLK_2M_OUT
    SLICE_X70Y91         LUT5 (Prop_lut5_I4_O)        0.028   251.483 f  gen_user_clock_ins/clk_2M_i_1/O
                         net (fo=1, routed)           0.000   251.483    gen_user_clock_ins/clk_2M_i_1_n_0
    SLICE_X70Y91         FDRE                                         f  gen_user_clock_ins/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   250.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005   251.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070   248.935 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037   249.972    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030   250.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.885   250.887    gen_user_clock_ins/CLK_IN
    SLICE_X70Y91         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/C
                         clock pessimism              0.000   250.887    
                         clock uncertainty            0.066   250.953    
    SLICE_X70Y91         FDRE (Hold_fdre_C_D)         0.087   251.040    gen_user_clock_ins/clk_2M_reg
  -------------------------------------------------------------------
                         required time                       -251.040    
                         arrival time                         251.483    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.100ns (8.058%)  route 1.141ns (91.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314     0.314    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.100     0.414 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.141     1.555    u_ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.066     0.947    
    SLICE_X78Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.049    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.128ns (9.649%)  route 1.199ns (90.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314     0.314    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.100     0.414 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          0.624     1.038    tlu_handshake_inst/trigger_clock_en
    SLICE_X74Y84         LUT2 (Prop_lut2_I0_O)        0.028     1.066 r  tlu_handshake_inst/trigger_clock_inferred_i_1/O
                         net (fo=3, routed)           0.574     1.641    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.066     0.947    
    SLICE_X78Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.042    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.128ns (9.478%)  route 1.222ns (90.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314     0.314    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.100     0.414 r  tlu_handshake_inst/TLU_STATE_reg[0]/Q
                         net (fo=6, routed)           0.509     0.923    tlu_handshake_inst/TLU_STATE[0]
    SLICE_X57Y92         LUT3 (Prop_lut3_I1_O)        0.028     0.951 r  tlu_handshake_inst/TRIGGER_CNT_VALID_INST_0/O
                         net (fo=18, routed)          0.714     1.665    u_ila_0/inst/ila_core_inst/probe6[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.066     0.947    
    SLICE_X78Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.046    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.130ns (9.952%)  route 1.176ns (90.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314     0.314    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.100     0.414 r  tlu_handshake_inst/TLU_STATE_reg[0]/Q
                         net (fo=6, routed)           0.509     0.923    tlu_handshake_inst/TLU_STATE[0]
    SLICE_X57Y92         LUT2 (Prop_lut2_I0_O)        0.030     0.953 r  tlu_handshake_inst/TRIGGER_VALID_INST_0/O
                         net (fo=2, routed)           0.668     1.620    u_ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.879     0.881    u_ila_0/inst/ila_core_inst/out
    SLICE_X78Y85         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000     0.881    
                         clock uncertainty            0.066     0.947    
    SLICE_X78Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.053     1.000    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.128ns (8.945%)  route 1.303ns (91.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.314     0.314    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.100     0.414 r  tlu_handshake_inst/TLU_STATE_reg[0]/Q
                         net (fo=6, routed)           0.509     0.923    tlu_handshake_inst/TLU_STATE[0]
    SLICE_X57Y92         LUT3 (Prop_lut3_I1_O)        0.028     0.951 r  tlu_handshake_inst/TRIGGER_CNT_VALID_INST_0/O
                         net (fo=18, routed)          0.794     1.745    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[0]
    SLICE_X47Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.914     0.916    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y83         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.066     0.982    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.041     1.023    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk2M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_153/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.460ns  (logic 0.259ns (4.009%)  route 6.201ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 500.848 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        6.201   497.881    rec_adc_packet_ins/set_data_inst02/delay_data_inst/RST
    SLICE_X82Y178        FDRE                                         r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_153/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.848   500.848    rec_adc_packet_ins/set_data_inst02/delay_data_inst/CLK
    SLICE_X82Y178        FDRE                                         r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_153/C
                         clock pessimism              0.000   500.848    
                         clock uncertainty           -0.066   500.782    
    SLICE_X82Y178        FDRE (Setup_fdre_C_R)       -0.281   500.501    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_153
  -------------------------------------------------------------------
                         required time                        500.501    
                         arrival time                        -497.881    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_154/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.460ns  (logic 0.259ns (4.009%)  route 6.201ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 500.848 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        6.201   497.881    rec_adc_packet_ins/set_data_inst02/delay_data_inst/RST
    SLICE_X82Y178        FDRE                                         r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_154/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.848   500.848    rec_adc_packet_ins/set_data_inst02/delay_data_inst/CLK
    SLICE_X82Y178        FDRE                                         r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_154/C
                         clock pessimism              0.000   500.848    
                         clock uncertainty           -0.066   500.782    
    SLICE_X82Y178        FDRE (Setup_fdre_C_R)       -0.281   500.501    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_154
  -------------------------------------------------------------------
                         required time                        500.501    
                         arrival time                        -497.881    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_155/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.460ns  (logic 0.259ns (4.009%)  route 6.201ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 500.848 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        6.201   497.881    rec_adc_packet_ins/set_data_inst02/delay_data_inst/RST
    SLICE_X82Y178        FDRE                                         r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_155/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.848   500.848    rec_adc_packet_ins/set_data_inst02/delay_data_inst/CLK
    SLICE_X82Y178        FDRE                                         r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_155/C
                         clock pessimism              0.000   500.848    
                         clock uncertainty           -0.066   500.782    
    SLICE_X82Y178        FDRE (Setup_fdre_C_R)       -0.281   500.501    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_155
  -------------------------------------------------------------------
                         required time                        500.501    
                         arrival time                        -497.881    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_156/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.460ns  (logic 0.259ns (4.009%)  route 6.201ns (95.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 500.848 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        6.201   497.881    rec_adc_packet_ins/set_data_inst02/delay_data_inst/RST
    SLICE_X82Y178        FDRE                                         r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_156/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.848   500.848    rec_adc_packet_ins/set_data_inst02/delay_data_inst/CLK
    SLICE_X82Y178        FDRE                                         r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_156/C
                         clock pessimism              0.000   500.848    
                         clock uncertainty           -0.066   500.782    
    SLICE_X82Y178        FDRE (Setup_fdre_C_R)       -0.281   500.501    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff_r_156
  -------------------------------------------------------------------
                         required time                        500.501    
                         arrival time                        -497.881    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.155ns  (logic 0.259ns (4.208%)  route 5.896ns (95.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.774ns = ( 500.774 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        5.896   497.576    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X95Y134        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.774   500.774    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X95Y134        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[14]/C
                         clock pessimism              0.000   500.774    
                         clock uncertainty           -0.066   500.707    
    SLICE_X95Y134        FDRE (Setup_fdre_C_R)       -0.304   500.403    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        500.403    
                         arrival time                        -497.576    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.155ns  (logic 0.259ns (4.208%)  route 5.896ns (95.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.774ns = ( 500.774 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        5.896   497.576    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X95Y134        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.774   500.774    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X95Y134        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[15]/C
                         clock pessimism              0.000   500.774    
                         clock uncertainty           -0.066   500.707    
    SLICE_X95Y134        FDRE (Setup_fdre_C_R)       -0.304   500.403    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        500.403    
                         arrival time                        -497.576    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.155ns  (logic 0.259ns (4.208%)  route 5.896ns (95.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.774ns = ( 500.774 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        5.896   497.576    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X95Y134        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.774   500.774    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X95Y134        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[4]/C
                         clock pessimism              0.000   500.774    
                         clock uncertainty           -0.066   500.707    
    SLICE_X95Y134        FDRE (Setup_fdre_C_R)       -0.304   500.403    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        500.403    
                         arrival time                        -497.576    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.155ns  (logic 0.259ns (4.208%)  route 5.896ns (95.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.774ns = ( 500.774 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        5.896   497.576    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X95Y134        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.774   500.774    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X95Y134        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[5]/C
                         clock pessimism              0.000   500.774    
                         clock uncertainty           -0.066   500.707    
    SLICE_X95Y134        FDRE (Setup_fdre_C_R)       -0.304   500.403    rec_adc_packet_ins/set_data_inst15/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        500.403    
                         arrival time                        -497.576    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst11/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.472ns  (logic 0.302ns (4.666%)  route 6.170ns (95.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 501.156 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        5.330   497.010    rec_adc_packet_ins/set_data_inst11/RST
    SLICE_X94Y125        LUT2 (Prop_lut2_I1_O)        0.043   497.053 r  rec_adc_packet_ins/set_data_inst11/cnt[5]_i_1/O
                         net (fo=6, routed)           0.840   497.893    rec_adc_packet_ins/set_data_inst11/cnt[5]_i_1_n_0
    SLICE_X96Y123        FDRE                                         r  rec_adc_packet_ins/set_data_inst11/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.156   501.156    rec_adc_packet_ins/set_data_inst11/CLK
    SLICE_X96Y123        FDRE                                         r  rec_adc_packet_ins/set_data_inst11/cnt_reg[0]/C
                         clock pessimism              0.000   501.156    
                         clock uncertainty           -0.066   501.089    
    SLICE_X96Y123        FDRE (Setup_fdre_C_R)       -0.304   500.785    rec_adc_packet_ins/set_data_inst11/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        500.785    
                         arrival time                        -497.893    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst11/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        6.472ns  (logic 0.302ns (4.666%)  route 6.170ns (95.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 501.156 - 500.000 ) 
    Source Clock Delay      (SCD):    1.421ns = ( 491.421 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.419   491.421    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.259   491.680 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        5.330   497.010    rec_adc_packet_ins/set_data_inst11/RST
    SLICE_X94Y125        LUT2 (Prop_lut2_I1_O)        0.043   497.053 r  rec_adc_packet_ins/set_data_inst11/cnt[5]_i_1/O
                         net (fo=6, routed)           0.840   497.893    rec_adc_packet_ins/set_data_inst11/cnt[5]_i_1_n_0
    SLICE_X96Y123        FDRE                                         r  rec_adc_packet_ins/set_data_inst11/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X100Y146       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.156   501.156    rec_adc_packet_ins/set_data_inst11/CLK
    SLICE_X96Y123        FDRE                                         r  rec_adc_packet_ins/set_data_inst11/cnt_reg[1]/C
                         clock pessimism              0.000   501.156    
                         clock uncertainty           -0.066   501.089    
    SLICE_X96Y123        FDRE (Setup_fdre_C_R)       -0.304   500.785    rec_adc_packet_ins/set_data_inst11/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        500.785    
                         arrival time                        -497.893    
  -------------------------------------------------------------------
                         slack                                  2.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.118ns (32.492%)  route 0.245ns (67.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.245     0.975    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X109Y147       FDRE                                         r  rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.561     0.561    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X109Y147       FDRE                                         r  rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[2]/C
                         clock pessimism              0.000     0.561    
                         clock uncertainty            0.066     0.628    
    SLICE_X109Y147       FDRE (Hold_fdre_C_R)        -0.014     0.614    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.118ns (32.492%)  route 0.245ns (67.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.245     0.975    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X109Y147       FDRE                                         r  rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.561     0.561    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X109Y147       FDRE                                         r  rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[3]/C
                         clock pessimism              0.000     0.561    
                         clock uncertainty            0.066     0.628    
    SLICE_X109Y147       FDRE (Hold_fdre_C_R)        -0.014     0.614    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_745/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (37.025%)  route 0.201ns (62.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.201     0.931    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_745/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.454     0.454    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_745/C
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.066     0.520    
    SLICE_X106Y143       FDRE (Hold_fdre_C_R)         0.006     0.526    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_745
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_746/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (37.025%)  route 0.201ns (62.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.201     0.931    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_746/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.454     0.454    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_746/C
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.066     0.520    
    SLICE_X106Y143       FDRE (Hold_fdre_C_R)         0.006     0.526    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_746
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_747/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (37.025%)  route 0.201ns (62.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.201     0.931    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_747/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.454     0.454    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_747/C
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.066     0.520    
    SLICE_X106Y143       FDRE (Hold_fdre_C_R)         0.006     0.526    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_747
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_748/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (37.025%)  route 0.201ns (62.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.201     0.931    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_748/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.454     0.454    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_748/C
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.066     0.520    
    SLICE_X106Y143       FDRE (Hold_fdre_C_R)         0.006     0.526    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_748
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_749/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (37.025%)  route 0.201ns (62.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.201     0.931    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_749/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.454     0.454    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_749/C
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.066     0.520    
    SLICE_X106Y143       FDRE (Hold_fdre_C_R)         0.006     0.526    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_749
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_750/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (37.025%)  route 0.201ns (62.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.201     0.931    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_750/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.454     0.454    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X106Y143       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_750/C
                         clock pessimism              0.000     0.454    
                         clock uncertainty            0.066     0.520    
    SLICE_X106Y143       FDRE (Hold_fdre_C_R)         0.006     0.526    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_750
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.118ns (20.625%)  route 0.454ns (79.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.454     1.184    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X114Y145       FDRE                                         r  rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.693     0.693    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X114Y145       FDRE                                         r  rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[10]/C
                         clock pessimism              0.000     0.693    
                         clock uncertainty            0.066     0.759    
    SLICE_X114Y145       FDRE (Hold_fdre_C_R)         0.006     0.765    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.118ns (20.625%)  route 0.454ns (79.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.610     0.612    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X106Y146       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.118     0.730 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.454     1.184    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X114Y145       FDRE                                         r  rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X100Y146       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.693     0.693    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X114Y145       FDRE                                         r  rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[11]/C
                         clock pessimism              0.000     0.693    
                         clock uncertainty            0.066     0.759    
    SLICE_X114Y145       FDRE (Hold_fdre_C_R)         0.006     0.765    rec_adc_packet_ins/set_data_inst12/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.219ns  (logic 0.902ns (28.022%)  route 2.317ns (71.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.317    12.713    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.133ns  (logic 0.902ns (28.786%)  route 2.231ns (71.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.231    12.628    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.093ns  (logic 0.902ns (29.158%)  route 2.191ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.191    12.588    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.040ns  (logic 0.902ns (29.668%)  route 2.138ns (70.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.138    12.535    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.015ns  (logic 0.902ns (29.917%)  route 2.113ns (70.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.113    12.510    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.510    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.991ns  (logic 0.902ns (30.154%)  route 2.089ns (69.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.089    12.486    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.960ns  (logic 0.902ns (30.468%)  route 2.058ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.058    12.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.909ns  (logic 0.902ns (31.009%)  route 2.007ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.007    12.403    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.899ns  (logic 0.902ns (31.110%)  route 1.997ns (68.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           1.997    12.394    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.835ns  (logic 0.259ns (9.134%)  route 2.576ns (90.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 12.838 - 8.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 9.319 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.288     9.319    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X136Y180       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y180       FDRE (Prop_fdre_C_Q)         0.259     9.578 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=631, routed)         2.576    12.154    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/SR[0]
    SLICE_X132Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.148    12.838    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X132Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/C
                         clock pessimism              0.221    13.059    
                         clock uncertainty           -0.191    12.868    
    SLICE_X132Y209       FDRE (Setup_fdre_C_R)       -0.281    12.587    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.663 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.663    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.096     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.666 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.666    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.096     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.658 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.658    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.661 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.661    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.662 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.662    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.669 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     2.669    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.015%)  route 0.260ns (66.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.569     2.195    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y219       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y219       FDSE (Prop_fdse_C_Q)         0.100     2.295 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.260     2.555    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[11]
    SLICE_X141Y218       LUT5 (Prop_lut5_I1_O)        0.028     2.583 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.583    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__1_n_0
    SLICE_X141Y218       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.774     2.721    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y218       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.446     2.275    
                         clock uncertainty            0.191     2.466    
    SLICE_X141Y218       FDRE (Hold_fdre_C_D)         0.060     2.526    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.155ns (37.103%)  route 0.263ns (62.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.573     2.199    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y213       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y213       FDRE (Prop_fdre_C_Q)         0.091     2.290 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.263     2.553    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2
    SLICE_X138Y211       LUT5 (Prop_lut5_I2_O)        0.064     2.617 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_phy_status_q_i_1/O
                         net (fo=1, routed)           0.000     2.617    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X138Y211       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.781     2.728    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X138Y211       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.446     2.282    
                         clock uncertainty            0.191     2.473    
    SLICE_X138Y211       FDRE (Hold_fdre_C_D)         0.087     2.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.091ns (11.466%)  route 0.703ns (88.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.583     2.209    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X137Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y169       FDRE (Prop_fdre_C_Q)         0.091     2.300 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.703     3.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_4[11]
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.788     2.735    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.422     2.313    
                         clock uncertainty            0.191     2.504    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5DATA[11])
                                                      0.441     2.945    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.872%)  route 0.261ns (64.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.582     2.208    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X126Y183       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y183       FDRE (Prop_fdre_C_Q)         0.118     2.326 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=6, routed)           0.261     2.587    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[4]
    SLICE_X129Y182       LUT3 (Prop_lut3_I0_O)        0.028     2.615 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_i_1__6/O
                         net (fo=1, routed)           0.000     2.615    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_i_1__6_n_0
    SLICE_X129Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.780     2.727    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/C
                         clock pessimism             -0.422     2.305    
                         clock uncertainty            0.191     2.496    
    SLICE_X129Y182       FDRE (Hold_fdre_C_D)         0.060     2.556    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.902ns (28.022%)  route 2.317ns (71.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.317     8.713    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.902ns (28.786%)  route 2.231ns (71.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.231     8.628    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.902ns (29.158%)  route 2.191ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.191     8.588    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.902ns (29.668%)  route 2.138ns (70.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.138     8.535    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.902ns (29.917%)  route 2.113ns (70.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.113     8.510    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.902ns (30.154%)  route 2.089ns (69.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.089     8.486    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.902ns (30.468%)  route 2.058ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.058     8.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.902ns (31.009%)  route 2.007ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.007     8.403    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.902ns (31.110%)  route 1.997ns (68.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           1.997     8.394    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.259ns (9.134%)  route 2.576ns (90.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 8.838 - 4.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.288     5.319    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X136Y180       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y180       FDRE (Prop_fdre_C_Q)         0.259     5.578 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=631, routed)         2.576     8.154    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/SR[0]
    SLICE_X132Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.148     8.838    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X132Y209       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/C
                         clock pessimism              0.221     9.059    
                         clock uncertainty           -0.191     8.868    
    SLICE_X132Y209       FDRE (Setup_fdre_C_R)       -0.281     8.587    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  0.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.663 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.663    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.096     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.666 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.666    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.096     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.658 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.658    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.661 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.661    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.662 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.662    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y148       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.669 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     2.669    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2_n_0
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y148       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.015%)  route 0.260ns (66.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.569     2.195    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y219       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y219       FDSE (Prop_fdse_C_Q)         0.100     2.295 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.260     2.555    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[11]
    SLICE_X141Y218       LUT5 (Prop_lut5_I1_O)        0.028     2.583 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.583    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__1_n_0
    SLICE_X141Y218       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.774     2.721    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y218       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.446     2.275    
                         clock uncertainty            0.191     2.466    
    SLICE_X141Y218       FDRE (Hold_fdre_C_D)         0.060     2.526    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.155ns (37.103%)  route 0.263ns (62.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.573     2.199    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X137Y213       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y213       FDRE (Prop_fdre_C_Q)         0.091     2.290 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.263     2.553    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2
    SLICE_X138Y211       LUT5 (Prop_lut5_I2_O)        0.064     2.617 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_phy_status_q_i_1/O
                         net (fo=1, routed)           0.000     2.617    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_wire_filter[0]
    SLICE_X138Y211       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.781     2.728    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X138Y211       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.446     2.282    
                         clock uncertainty            0.191     2.473    
    SLICE_X138Y211       FDRE (Hold_fdre_C_D)         0.087     2.560    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.091ns (11.466%)  route 0.703ns (88.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.583     2.209    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X137Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y169       FDRE (Prop_fdre_C_Q)         0.091     2.300 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.703     3.003    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_4[11]
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.788     2.735    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.422     2.313    
                         clock uncertainty            0.191     2.504    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5DATA[11])
                                                      0.441     2.945    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.872%)  route 0.261ns (64.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.582     2.208    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X126Y183       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y183       FDRE (Prop_fdre_C_Q)         0.118     2.326 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=6, routed)           0.261     2.587    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[4]
    SLICE_X129Y182       LUT3 (Prop_lut3_I0_O)        0.028     2.615 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_i_1__6/O
                         net (fo=1, routed)           0.000     2.615    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_i_1__6_n_0
    SLICE_X129Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.780     2.727    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X129Y182       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/C
                         clock pessimism             -0.422     2.305    
                         clock uncertainty            0.191     2.496    
    SLICE_X129Y182       FDRE (Hold_fdre_C_D)         0.060     2.556    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        9.378ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.378ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.565ns  (logic 0.204ns (36.104%)  route 0.361ns (63.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X111Y130       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.361     0.565    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X110Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y130       FDCE (Setup_fdce_C_D)       -0.057     9.943    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  9.378    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.620ns  (logic 0.259ns (41.795%)  route 0.361ns (58.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y131                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[14]/C
    SLICE_X114Y131       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[14]/Q
                         net (fo=1, routed)           0.361     0.620    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[14]
    SLICE_X114Y132       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y132       FDCE (Setup_fdce_C_D)        0.022    10.022    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.407ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.534ns  (logic 0.236ns (44.233%)  route 0.298ns (55.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
    SLICE_X114Y128       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.298     0.534    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X114Y129       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y129       FDCE (Setup_fdce_C_D)       -0.059     9.941    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  9.407    

Slack (MET) :             9.419ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.830%)  route 0.284ns (58.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X112Y128       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.284     0.488    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X111Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X111Y128       FDCE (Setup_fdce_C_D)       -0.093     9.907    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  9.419    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.206%)  route 0.279ns (57.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X112Y128       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.279     0.483    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X111Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X111Y128       FDCE (Setup_fdce_C_D)       -0.089     9.911    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y127                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X115Y127       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.299     0.503    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X114Y127       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y127       FDCE (Setup_fdce_C_D)       -0.061     9.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y130                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/C
    SLICE_X117Y130       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           0.299     0.503    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[13]
    SLICE_X116Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X116Y130       FDCE (Setup_fdce_C_D)       -0.061     9.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X111Y130       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.299     0.503    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X110Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y130       FDCE (Setup_fdce_C_D)       -0.061     9.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.524ns  (logic 0.259ns (49.452%)  route 0.265ns (50.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y128                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X114Y128       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.265     0.524    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X113Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y128       FDCE (Setup_fdce_C_D)       -0.009     9.991    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.550ns  (logic 0.223ns (40.524%)  route 0.327ns (59.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X111Y130       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.327     0.550    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X110Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y130       FDCE (Setup_fdce_C_D)        0.023    10.023    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  9.473    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_coregen_sysclk
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack        7.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[0]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.956ns  (logic 0.259ns (27.094%)  route 0.697ns (72.906%))
  Logic Levels:           0  
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 500.496 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.697   492.524    tlu_handshake_inst/RST_SYS
    SLICE_X57Y94         FDCE                                         f  tlu_handshake_inst/TLU_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.496   500.496    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
                         clock pessimism              0.000   500.496    
                         clock uncertainty           -0.066   500.430    
    SLICE_X57Y94         FDCE (Recov_fdce_C_CLR)     -0.212   500.218    tlu_handshake_inst/TLU_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                        500.218    
                         arrival time                        -492.524    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/trigger_clock_en_reg/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.956ns  (logic 0.259ns (27.094%)  route 0.697ns (72.906%))
  Logic Levels:           0  
  Clock Path Skew:        -1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 500.496 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.697   492.524    tlu_handshake_inst/RST_SYS
    SLICE_X57Y94         FDCE                                         f  tlu_handshake_inst/trigger_clock_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.496   500.496    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
                         clock pessimism              0.000   500.496    
                         clock uncertainty           -0.066   500.430    
    SLICE_X57Y94         FDCE (Recov_fdce_C_CLR)     -0.212   500.218    tlu_handshake_inst/trigger_clock_en_reg
  -------------------------------------------------------------------
                         required time                        500.218    
                         arrival time                        -492.524    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[0]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.853ns  (logic 0.259ns (30.367%)  route 0.594ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.456ns = ( 500.456 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.594   492.421    tlu_handshake_inst/RST_SYS
    SLICE_X58Y94         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.456   500.456    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
                         clock pessimism              0.000   500.456    
                         clock uncertainty           -0.066   500.390    
    SLICE_X58Y94         FDCE (Recov_fdce_C_CLR)     -0.154   500.236    tlu_handshake_inst/cnt_16_reg[0]
  -------------------------------------------------------------------
                         required time                        500.236    
                         arrival time                        -492.421    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[4]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.853ns  (logic 0.259ns (30.367%)  route 0.594ns (69.633%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.456ns = ( 500.456 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.594   492.421    tlu_handshake_inst/RST_SYS
    SLICE_X58Y94         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.456   500.456    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
                         clock pessimism              0.000   500.456    
                         clock uncertainty           -0.066   500.390    
    SLICE_X58Y94         FDCE (Recov_fdce_C_CLR)     -0.154   500.236    tlu_handshake_inst/cnt_16_reg[4]
  -------------------------------------------------------------------
                         required time                        500.236    
                         arrival time                        -492.421    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[1]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.854ns  (logic 0.259ns (30.334%)  route 0.595ns (69.666%))
  Logic Levels:           0  
  Clock Path Skew:        -1.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.520ns = ( 500.520 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.595   492.422    tlu_handshake_inst/RST_SYS
    SLICE_X57Y93         FDCE                                         f  tlu_handshake_inst/TLU_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.520   500.520    tlu_handshake_inst/CLK
    SLICE_X57Y93         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
                         clock pessimism              0.000   500.520    
                         clock uncertainty           -0.066   500.454    
    SLICE_X57Y93         FDCE (Recov_fdce_C_CLR)     -0.212   500.242    tlu_handshake_inst/TLU_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                        500.242    
                         arrival time                        -492.422    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/busy_reg/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.674ns  (logic 0.259ns (38.440%)  route 0.415ns (61.560%))
  Logic Levels:           0  
  Clock Path Skew:        -1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 500.441 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.415   492.242    tlu_handshake_inst/RST_SYS
    SLICE_X57Y92         FDCE                                         f  tlu_handshake_inst/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.441   500.441    tlu_handshake_inst/CLK
    SLICE_X57Y92         FDCE                                         r  tlu_handshake_inst/busy_reg/C
                         clock pessimism              0.000   500.441    
                         clock uncertainty           -0.066   500.374    
    SLICE_X57Y92         FDCE (Recov_fdce_C_CLR)     -0.212   500.162    tlu_handshake_inst/busy_reg
  -------------------------------------------------------------------
                         required time                        500.162    
                         arrival time                        -492.242    
  -------------------------------------------------------------------
                         slack                                  7.921    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[1]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.675ns  (logic 0.259ns (38.398%)  route 0.416ns (61.602%))
  Logic Levels:           0  
  Clock Path Skew:        -1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.462ns = ( 500.462 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.416   492.243    tlu_handshake_inst/RST_SYS
    SLICE_X59Y93         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.462   500.462    tlu_handshake_inst/CLK
    SLICE_X59Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[1]/C
                         clock pessimism              0.000   500.462    
                         clock uncertainty           -0.066   500.396    
    SLICE_X59Y93         FDCE (Recov_fdce_C_CLR)     -0.212   500.184    tlu_handshake_inst/cnt_16_reg[1]
  -------------------------------------------------------------------
                         required time                        500.184    
                         arrival time                        -492.243    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[2]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.675ns  (logic 0.259ns (38.398%)  route 0.416ns (61.602%))
  Logic Levels:           0  
  Clock Path Skew:        -1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.462ns = ( 500.462 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.416   492.243    tlu_handshake_inst/RST_SYS
    SLICE_X59Y93         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.462   500.462    tlu_handshake_inst/CLK
    SLICE_X59Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[2]/C
                         clock pessimism              0.000   500.462    
                         clock uncertainty           -0.066   500.396    
    SLICE_X59Y93         FDCE (Recov_fdce_C_CLR)     -0.212   500.184    tlu_handshake_inst/cnt_16_reg[2]
  -------------------------------------------------------------------
                         required time                        500.184    
                         arrival time                        -492.243    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[3]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        0.675ns  (logic 0.259ns (38.398%)  route 0.416ns (61.602%))
  Logic Levels:           0  
  Clock Path Skew:        -1.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.462ns = ( 500.462 - 500.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 491.568 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.566   491.568    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.259   491.827 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.416   492.243    tlu_handshake_inst/RST_SYS
    SLICE_X58Y93         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X70Y91         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.462   500.462    tlu_handshake_inst/CLK
    SLICE_X58Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[3]/C
                         clock pessimism              0.000   500.462    
                         clock uncertainty           -0.066   500.396    
    SLICE_X58Y93         FDCE (Recov_fdce_C_CLR)     -0.154   500.242    tlu_handshake_inst/cnt_16_reg[3]
  -------------------------------------------------------------------
                         required time                        500.242    
                         arrival time                        -492.243    
  -------------------------------------------------------------------
                         slack                                  7.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[3]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.474%)  route 0.206ns (63.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.206     0.972    tlu_handshake_inst/RST_SYS
    SLICE_X58Y93         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.346     0.346    tlu_handshake_inst/CLK
    SLICE_X58Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[3]/C
                         clock pessimism              0.000     0.346    
                         clock uncertainty            0.066     0.412    
    SLICE_X58Y93         FDCE (Remov_fdce_C_CLR)     -0.050     0.362    tlu_handshake_inst/cnt_16_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[1]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.474%)  route 0.206ns (63.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.206     0.972    tlu_handshake_inst/RST_SYS
    SLICE_X59Y93         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.346     0.346    tlu_handshake_inst/CLK
    SLICE_X59Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[1]/C
                         clock pessimism              0.000     0.346    
                         clock uncertainty            0.066     0.412    
    SLICE_X59Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.343    tlu_handshake_inst/cnt_16_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[2]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.474%)  route 0.206ns (63.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.206     0.972    tlu_handshake_inst/RST_SYS
    SLICE_X59Y93         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.346     0.346    tlu_handshake_inst/CLK
    SLICE_X59Y93         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[2]/C
                         clock pessimism              0.000     0.346    
                         clock uncertainty            0.066     0.412    
    SLICE_X59Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.343    tlu_handshake_inst/cnt_16_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/busy_reg/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.333%)  route 0.207ns (63.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.331ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.207     0.973    tlu_handshake_inst/RST_SYS
    SLICE_X57Y92         FDCE                                         f  tlu_handshake_inst/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.331     0.331    tlu_handshake_inst/CLK
    SLICE_X57Y92         FDCE                                         r  tlu_handshake_inst/busy_reg/C
                         clock pessimism              0.000     0.331    
                         clock uncertainty            0.066     0.397    
    SLICE_X57Y92         FDCE (Remov_fdce_C_CLR)     -0.069     0.328    tlu_handshake_inst/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[1]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.118ns (28.446%)  route 0.297ns (71.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.391ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.297     1.063    tlu_handshake_inst/RST_SYS
    SLICE_X57Y93         FDCE                                         f  tlu_handshake_inst/TLU_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.391     0.391    tlu_handshake_inst/CLK
    SLICE_X57Y93         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
                         clock pessimism              0.000     0.391    
                         clock uncertainty            0.066     0.457    
    SLICE_X57Y93         FDCE (Remov_fdce_C_CLR)     -0.069     0.388    tlu_handshake_inst/TLU_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[0]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.118ns (28.509%)  route 0.296ns (71.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.296     1.062    tlu_handshake_inst/RST_SYS
    SLICE_X58Y94         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.343     0.343    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
                         clock pessimism              0.000     0.343    
                         clock uncertainty            0.066     0.409    
    SLICE_X58Y94         FDCE (Remov_fdce_C_CLR)     -0.050     0.359    tlu_handshake_inst/cnt_16_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[4]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.118ns (28.509%)  route 0.296ns (71.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.296     1.062    tlu_handshake_inst/RST_SYS
    SLICE_X58Y94         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.343     0.343    tlu_handshake_inst/CLK
    SLICE_X58Y94         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
                         clock pessimism              0.000     0.343    
                         clock uncertainty            0.066     0.409    
    SLICE_X58Y94         FDCE (Remov_fdce_C_CLR)     -0.050     0.359    tlu_handshake_inst/cnt_16_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[0]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.118ns (25.434%)  route 0.346ns (74.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.346     1.112    tlu_handshake_inst/RST_SYS
    SLICE_X57Y94         FDCE                                         f  tlu_handshake_inst/TLU_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.370     0.370    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
                         clock pessimism              0.000     0.370    
                         clock uncertainty            0.066     0.436    
    SLICE_X57Y94         FDCE (Remov_fdce_C_CLR)     -0.069     0.367    tlu_handshake_inst/TLU_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/trigger_clock_en_reg/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.118ns (25.434%)  route 0.346ns (74.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.646     0.648    gen_user_clock_ins/CLK_IN
    SLICE_X66Y92         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDSE (Prop_fdse_C_Q)         0.118     0.766 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.346     1.112    tlu_handshake_inst/RST_SYS
    SLICE_X57Y94         FDCE                                         f  tlu_handshake_inst/trigger_clock_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X70Y91         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.370     0.370    tlu_handshake_inst/CLK
    SLICE_X57Y94         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
                         clock pessimism              0.000     0.370    
                         clock uncertainty            0.066     0.436    
    SLICE_X57Y94         FDCE (Remov_fdce_C_CLR)     -0.069     0.367    tlu_handshake_inst/trigger_clock_en_reg
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.745    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.223ns (16.642%)  route 1.117ns (83.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.459     1.461    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.223     1.684 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.117     2.801    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X114Y131       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.278    11.280    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X114Y131       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[14]/C
                         clock pessimism              0.088    11.368    
                         clock uncertainty           -0.066    11.302    
    SLICE_X114Y131       FDCE (Recov_fdce_C_CLR)     -0.154    11.148    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[14]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.223ns (19.142%)  route 0.942ns (80.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.459     1.461    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.223     1.684 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.942     2.626    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X115Y127       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.274    11.276    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X115Y127       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                         clock pessimism              0.088    11.364    
                         clock uncertainty           -0.066    11.298    
    SLICE_X115Y127       FDCE (Recov_fdce_C_CLR)     -0.212    11.086    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.223ns (19.142%)  route 0.942ns (80.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.459     1.461    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.223     1.684 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.942     2.626    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X115Y127       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.274    11.276    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X115Y127       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                         clock pessimism              0.088    11.364    
                         clock uncertainty           -0.066    11.298    
    SLICE_X115Y127       FDCE (Recov_fdce_C_CLR)     -0.212    11.086    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.223ns (19.214%)  route 0.938ns (80.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.279 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.459     1.461    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.223     1.684 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.938     2.622    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X111Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.277    11.279    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X111Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.088    11.367    
                         clock uncertainty           -0.066    11.301    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.212    11.089    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.223ns (19.214%)  route 0.938ns (80.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.279 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.459     1.461    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.223     1.684 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.938     2.622    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X111Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.277    11.279    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X111Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.088    11.367    
                         clock uncertainty           -0.066    11.301    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.212    11.089    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.223ns (19.214%)  route 0.938ns (80.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.279 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.459     1.461    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.223     1.684 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.938     2.622    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X111Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.277    11.279    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X111Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                         clock pessimism              0.088    11.367    
                         clock uncertainty           -0.066    11.301    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.212    11.089    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.223ns (19.214%)  route 0.938ns (80.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.279 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.459     1.461    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.223     1.684 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.938     2.622    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X111Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.277    11.279    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X111Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                         clock pessimism              0.088    11.367    
                         clock uncertainty           -0.066    11.301    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.212    11.089    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         11.089    
                         arrival time                          -2.622    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.330ns (30.441%)  route 0.754ns (69.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 11.329 - 10.000 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.461     1.463    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X124Y132       FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.204     1.667 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.126    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X124Y132       LUT2 (Prop_lut2_I1_O)        0.126     2.252 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.295     2.547    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X124Y130       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.327    11.329    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.110    11.439    
                         clock uncertainty           -0.066    11.373    
    SLICE_X124Y130       FDPE (Recov_fdpe_C_PRE)     -0.178    11.195    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.330ns (30.441%)  route 0.754ns (69.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 11.329 - 10.000 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.461     1.463    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X124Y132       FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.204     1.667 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.126    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X124Y132       LUT2 (Prop_lut2_I1_O)        0.126     2.252 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.295     2.547    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X124Y130       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.327    11.329    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.110    11.439    
                         clock uncertainty           -0.066    11.373    
    SLICE_X124Y130       FDPE (Recov_fdpe_C_PRE)     -0.178    11.195    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.330ns (30.441%)  route 0.754ns (69.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 11.329 - 10.000 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.461     1.463    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X124Y132       FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y132       FDRE (Prop_fdre_C_Q)         0.204     1.667 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.126    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X124Y132       LUT2 (Prop_lut2_I1_O)        0.126     2.252 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.295     2.547    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X124Y130       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.327    11.329    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.110    11.439    
                         clock uncertainty           -0.066    11.373    
    SLICE_X124Y130       FDPE (Recov_fdpe_C_PRE)     -0.178    11.195    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  8.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.653%)  route 0.152ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X126Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[12]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X126Y128       FDCE (Remov_fdce_C_CLR)     -0.050     0.595    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.653%)  route 0.152ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X126Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[13]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X126Y128       FDCE (Remov_fdce_C_CLR)     -0.050     0.595    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.653%)  route 0.152ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X126Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[14]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X126Y128       FDCE (Remov_fdce_C_CLR)     -0.050     0.595    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.733%)  route 0.152ns (60.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X125Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X125Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[13]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X125Y128       FDCE (Remov_fdce_C_CLR)     -0.069     0.576    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.733%)  route 0.152ns (60.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X125Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X125Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[14]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X125Y128       FDCE (Remov_fdce_C_CLR)     -0.069     0.576    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.653%)  route 0.152ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X127Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[13]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X127Y128       FDCE (Remov_fdce_C_CLR)     -0.069     0.576    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.653%)  route 0.152ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X127Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[14]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X127Y128       FDCE (Remov_fdce_C_CLR)     -0.069     0.576    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.653%)  route 0.152ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X127Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X127Y128       FDCE (Remov_fdce_C_CLR)     -0.069     0.576    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.653%)  route 0.152ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.152     0.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X127Y128       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.850     0.852    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y128       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[14]/C
                         clock pessimism             -0.207     0.645    
    SLICE_X127Y128       FDCE (Remov_fdce_C_CLR)     -0.069     0.576    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.274%)  route 0.201ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.633     0.635    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X124Y130       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y130       FDPE (Prop_fdpe_C_Q)         0.100     0.735 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          0.201     0.936    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X122Y129       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.849     0.851    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X122Y129       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]/C
                         clock pessimism             -0.188     0.663    
    SLICE_X122Y129       FDCE (Remov_fdce_C_CLR)     -0.050     0.613    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.323    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_coregen_sysclk
  To Clock:  clk_out3_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.223ns (16.324%)  route 1.143ns (83.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.638     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDRE (Prop_fdre_C_Q)         0.223     1.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.143     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.498    11.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.113    11.613    
                         clock uncertainty           -0.066    11.547    
    SLICE_X25Y85         FDCE (Recov_fdce_C_CLR)     -0.212    11.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.335    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.223ns (16.324%)  route 1.143ns (83.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.638     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDRE (Prop_fdre_C_Q)         0.223     1.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.143     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.498    11.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.113    11.613    
                         clock uncertainty           -0.066    11.547    
    SLICE_X25Y85         FDCE (Recov_fdce_C_CLR)     -0.212    11.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.335    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.223ns (16.324%)  route 1.143ns (83.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.638     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDRE (Prop_fdre_C_Q)         0.223     1.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.143     3.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.498    11.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.113    11.613    
                         clock uncertainty           -0.066    11.547    
    SLICE_X25Y85         FDCE (Recov_fdce_C_CLR)     -0.212    11.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.335    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.359ns (29.055%)  route 0.877ns (70.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.626     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X22Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.236     1.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X22Y76         LUT2 (Prop_lut2_I1_O)        0.123     2.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.412     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.495    11.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.112    11.609    
                         clock uncertainty           -0.066    11.543    
    SLICE_X22Y78         FDPE (Recov_fdpe_C_PRE)     -0.187    11.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.359ns (29.055%)  route 0.877ns (70.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.626     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X22Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.236     1.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X22Y76         LUT2 (Prop_lut2_I1_O)        0.123     2.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.412     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.495    11.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.112    11.609    
                         clock uncertainty           -0.066    11.543    
    SLICE_X22Y78         FDPE (Recov_fdpe_C_PRE)     -0.187    11.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.359ns (29.055%)  route 0.877ns (70.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.626     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X22Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.236     1.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X22Y76         LUT2 (Prop_lut2_I1_O)        0.123     2.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.412     2.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X22Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.495    11.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.112    11.609    
                         clock uncertainty           -0.066    11.543    
    SLICE_X22Y78         FDPE (Recov_fdpe_C_PRE)     -0.187    11.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.528ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.223ns (19.426%)  route 0.925ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.638     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y89         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y89         FDRE (Prop_fdre_C_Q)         0.223     1.863 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.925     2.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.502    11.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.090    11.594    
                         clock uncertainty           -0.066    11.528    
    SLICE_X23Y85         FDCE (Recov_fdce_C_CLR)     -0.212    11.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                  8.528    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.330ns (29.080%)  route 0.805ns (70.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.636     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X29Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.204     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.126     2.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.346     2.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X29Y90         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.500    11.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.111    11.613    
                         clock uncertainty           -0.066    11.547    
    SLICE_X29Y90         FDPE (Recov_fdpe_C_PRE)     -0.178    11.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.330ns (29.080%)  route 0.805ns (70.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.636     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X29Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.204     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.126     2.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.346     2.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X29Y90         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.500    11.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.111    11.613    
                         clock uncertainty           -0.066    11.547    
    SLICE_X29Y90         FDPE (Recov_fdpe_C_PRE)     -0.178    11.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.330ns (29.080%)  route 0.805ns (70.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.636     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X29Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.204     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X29Y91         LUT2 (Prop_lut2_I1_O)        0.126     2.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.346     2.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X29Y90         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.500    11.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.111    11.613    
                         clock uncertainty           -0.066    11.547    
    SLICE_X29Y90         FDPE (Recov_fdpe_C_PRE)     -0.178    11.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  8.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.258%)  route 0.103ns (50.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X31Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.930     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.227     0.705    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.350%)  route 0.103ns (50.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.688     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDCE (Prop_fdce_C_Q)         0.100     0.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.103     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X26Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.927     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X26Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.226     0.703    
    SLICE_X26Y86         FDCE (Remov_fdce_C_CLR)     -0.069     0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.754%)  route 0.105ns (51.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.105     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X30Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.930     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.227     0.705    
    SLICE_X30Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.754%)  route 0.105ns (51.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.105     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X30Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.930     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.227     0.705    
    SLICE_X30Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.754%)  route 0.105ns (51.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.105     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X30Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.930     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.227     0.705    
    SLICE_X30Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.258%)  route 0.103ns (50.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X31Y90         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.930     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.227     0.705    
    SLICE_X31Y90         FDPE (Remov_fdpe_C_PRE)     -0.072     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.754%)  route 0.105ns (51.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.105     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X30Y90         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.930     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.227     0.705    
    SLICE_X30Y90         FDPE (Remov_fdpe_C_PRE)     -0.072     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.662%)  route 0.152ns (60.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.152     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.928     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X33Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.208     0.722    
    SLICE_X33Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.662%)  route 0.152ns (60.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.152     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X33Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.928     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X33Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.208     0.722    
    SLICE_X33Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.335%)  route 0.154ns (60.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.689     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDPE (Prop_fdpe_C_Q)         0.100     0.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.154     0.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X32Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.928     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X32Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.208     0.722    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.069     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.373ns (15.441%)  route 2.043ns (84.559%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.500    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.537    37.520    
                         clock uncertainty           -0.035    37.485    
    SLICE_X26Y93         FDCE (Recov_fdce_C_CLR)     -0.212    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 30.295    

Slack (MET) :             30.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.373ns (15.441%)  route 2.043ns (84.559%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.500    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.537    37.520    
                         clock uncertainty           -0.035    37.485    
    SLICE_X26Y93         FDCE (Recov_fdce_C_CLR)     -0.212    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 30.295    

Slack (MET) :             30.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.373ns (15.441%)  route 2.043ns (84.559%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.500    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.537    37.520    
                         clock uncertainty           -0.035    37.485    
    SLICE_X26Y93         FDCE (Recov_fdce_C_CLR)     -0.212    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 30.295    

Slack (MET) :             30.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.373ns (15.441%)  route 2.043ns (84.559%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.500    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.537    37.520    
                         clock uncertainty           -0.035    37.485    
    SLICE_X26Y93         FDCE (Recov_fdce_C_CLR)     -0.212    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 30.295    

Slack (MET) :             30.295ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.373ns (15.441%)  route 2.043ns (84.559%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.399     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X26Y93         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.500    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X26Y93         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.537    37.520    
                         clock uncertainty           -0.035    37.485    
    SLICE_X26Y93         FDCE (Recov_fdce_C_CLR)     -0.212    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 30.295    

Slack (MET) :             30.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.373ns (16.137%)  route 1.938ns (83.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.295     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.501    36.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.537    37.521    
                         clock uncertainty           -0.035    37.486    
    SLICE_X24Y94         FDCE (Recov_fdce_C_CLR)     -0.212    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 30.400    

Slack (MET) :             30.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.373ns (16.137%)  route 1.938ns (83.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.295     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.501    36.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.537    37.521    
                         clock uncertainty           -0.035    37.486    
    SLICE_X24Y94         FDCE (Recov_fdce_C_CLR)     -0.212    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 30.400    

Slack (MET) :             30.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.373ns (16.137%)  route 1.938ns (83.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.295     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.501    36.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.537    37.521    
                         clock uncertainty           -0.035    37.486    
    SLICE_X24Y94         FDCE (Recov_fdce_C_CLR)     -0.212    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 30.400    

Slack (MET) :             30.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.373ns (16.137%)  route 1.938ns (83.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.295     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.501    36.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.537    37.521    
                         clock uncertainty           -0.035    37.486    
    SLICE_X24Y94         FDCE (Recov_fdce_C_CLR)     -0.212    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 30.400    

Slack (MET) :             30.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.373ns (16.137%)  route 1.938ns (83.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 36.984 - 33.000 ) 
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.632     4.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.204     4.766 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.180     5.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.126     6.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.463     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X26Y95         LUT1 (Prop_lut1_I0_O)        0.043     6.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.295     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X24Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.501    36.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X24Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.537    37.521    
                         clock uncertainty           -0.035    37.486    
    SLICE_X24Y94         FDCE (Recov_fdce_C_CLR)     -0.212    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                 30.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.684     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.100     2.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X24Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.921     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.494     2.225    
    SLICE_X24Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.684     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.100     2.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X24Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.921     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.494     2.225    
    SLICE_X24Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.684     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.100     2.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X24Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.921     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.494     2.225    
    SLICE_X24Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.684     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.100     2.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X24Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.921     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.494     2.225    
    SLICE_X24Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.684     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.100     2.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X24Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.921     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism             -0.494     2.225    
    SLICE_X24Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.888%)  route 0.109ns (52.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.684     2.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X25Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y82         FDRE (Prop_fdre_C_Q)         0.100     2.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X24Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.921     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X24Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism             -0.494     2.225    
    SLICE_X24Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.566%)  route 0.147ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.683     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.313 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.924     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.495     2.227    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.069     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.566%)  route 0.147ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.683     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.313 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.924     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.495     2.227    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.069     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.566%)  route 0.147ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.683     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.313 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.924     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.495     2.227    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.069     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.566%)  route 0.147ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.683     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.313 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.924     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.495     2.227    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.069     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.359ns (29.964%)  route 0.839ns (70.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 8.965 - 4.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.405     5.436    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X116Y128       FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y128       FDRE (Prop_fdre_C_Q)         0.236     5.672 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     6.136    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X116Y128       LUT2 (Prop_lut2_I1_O)        0.123     6.259 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375     6.634    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X116Y129       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.275     8.965    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.451     9.416    
                         clock uncertainty           -0.065     9.351    
    SLICE_X116Y129       FDPE (Recov_fdpe_C_PRE)     -0.187     9.164    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.359ns (29.964%)  route 0.839ns (70.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 8.965 - 4.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.405     5.436    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X116Y128       FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y128       FDRE (Prop_fdre_C_Q)         0.236     5.672 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     6.136    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X116Y128       LUT2 (Prop_lut2_I1_O)        0.123     6.259 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375     6.634    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X116Y129       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.275     8.965    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.451     9.416    
                         clock uncertainty           -0.065     9.351    
    SLICE_X116Y129       FDPE (Recov_fdpe_C_PRE)     -0.187     9.164    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.359ns (29.964%)  route 0.839ns (70.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 8.965 - 4.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.405     5.436    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X116Y128       FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y128       FDRE (Prop_fdre_C_Q)         0.236     5.672 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     6.136    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X116Y128       LUT2 (Prop_lut2_I1_O)        0.123     6.259 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375     6.634    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X116Y129       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.275     8.965    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.451     9.416    
                         clock uncertainty           -0.065     9.351    
    SLICE_X116Y129       FDPE (Recov_fdpe_C_PRE)     -0.187     9.164    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.054%)  route 0.864ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 8.966 - 4.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.407     5.438    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.259     5.697 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.864     6.561    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.276     8.966    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.429     9.395    
                         clock uncertainty           -0.065     9.330    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.212     9.118    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.054%)  route 0.864ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 8.966 - 4.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.407     5.438    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.259     5.697 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.864     6.561    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.276     8.966    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.429     9.395    
                         clock uncertainty           -0.065     9.330    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.212     9.118    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.054%)  route 0.864ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 8.966 - 4.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.407     5.438    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.259     5.697 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.864     6.561    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.276     8.966    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.429     9.395    
                         clock uncertainty           -0.065     9.330    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.212     9.118    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.054%)  route 0.864ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 8.966 - 4.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.407     5.438    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.259     5.697 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.864     6.561    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.276     8.966    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.429     9.395    
                         clock uncertainty           -0.065     9.330    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.212     9.118    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.054%)  route 0.864ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 8.966 - 4.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.407     5.438    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.259     5.697 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.864     6.561    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.276     8.966    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.429     9.395    
                         clock uncertainty           -0.065     9.330    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.212     9.118    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.054%)  route 0.864ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 8.966 - 4.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.407     5.438    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.259     5.697 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.864     6.561    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.276     8.966    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.429     9.395    
                         clock uncertainty           -0.065     9.330    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.212     9.118    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.259ns (23.054%)  route 0.864ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 8.966 - 4.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.407     5.438    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.259     5.697 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.864     6.561    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.276     8.966    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.429     9.395    
                         clock uncertainty           -0.065     9.330    
    SLICE_X113Y130       FDCE (Recov_fdce_C_CLR)     -0.212     9.118    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  2.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.460%)  route 0.121ns (50.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.121     2.467    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X114Y129       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.819     2.766    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X114Y129       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.509     2.257    
    SLICE_X114Y129       FDCE (Remov_fdce_C_CLR)     -0.050     2.207    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.460%)  route 0.121ns (50.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.121     2.467    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X114Y129       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.819     2.766    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X114Y129       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.509     2.257    
    SLICE_X114Y129       FDCE (Remov_fdce_C_CLR)     -0.050     2.207    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.713%)  route 0.152ns (56.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.152     2.498    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X116Y132       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.822     2.769    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X116Y132       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.526     2.243    
    SLICE_X116Y132       FDPE (Remov_fdpe_C_PRE)     -0.052     2.191    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.713%)  route 0.152ns (56.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.152     2.498    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X116Y132       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.822     2.769    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X116Y132       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.526     2.243    
    SLICE_X116Y132       FDPE (Remov_fdpe_C_PRE)     -0.052     2.191    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.337%)  route 0.175ns (59.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.175     2.521    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X114Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.820     2.767    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X114Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]/C
                         clock pessimism             -0.509     2.258    
    SLICE_X114Y130       FDCE (Remov_fdce_C_CLR)     -0.050     2.208    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[11]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.337%)  route 0.175ns (59.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.175     2.521    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X114Y130       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.820     2.767    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X114Y130       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[11]/C
                         clock pessimism             -0.509     2.258    
    SLICE_X114Y130       FDCE (Remov_fdce_C_CLR)     -0.050     2.208    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.795%)  route 0.144ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.600     2.226    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X115Y128       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.091     2.317 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.144     2.461    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X117Y128       FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.818     2.765    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X117Y128       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.509     2.256    
    SLICE_X117Y128       FDPE (Remov_fdpe_C_PRE)     -0.110     2.146    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.646%)  route 0.159ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.159     2.505    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y129       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.819     2.766    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y129       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.509     2.257    
    SLICE_X113Y129       FDCE (Remov_fdce_C_CLR)     -0.069     2.188    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.646%)  route 0.159ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.159     2.505    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y129       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.819     2.766    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y129       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.509     2.257    
    SLICE_X113Y129       FDCE (Remov_fdce_C_CLR)     -0.069     2.188    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.118ns (42.646%)  route 0.159ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.602     2.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y129       FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y129       FDPE (Prop_fdpe_C_Q)         0.118     2.346 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.159     2.505    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X113Y129       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.819     2.766    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y129       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.509     2.257    
    SLICE_X113Y129       FDCE (Remov_fdce_C_CLR)     -0.069     2.188    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.317    





