INFO-FLOW: Workspace C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1 opened at Sun Jan 17 13:41:31 +0100 2021
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 2.5 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xilinx/Vivado/2020.2/data;D:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.818 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.172 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.019 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.326 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xilinx/Vivado/2020.2/data;D:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.128 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
Execute   source ./cnn_hls_pynq/solution1/directives.tcl 
Execute     set_directive_top -name cnn_stream_accel cnn_stream_accel 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_stream_accel cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'cnn.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dense.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'flat.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'pool.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'utils.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 947.669 MB.
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/cnn.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling 05-Vitis-HLS/cnn.cc as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang 05-Vitis-HLS/cnn.cc -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.cnn.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.cnn.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.cnn.cc.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_stream_accel -name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.cnn.pp.0.cc.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.cnn.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.cnn.pp.0.cc.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cc.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.cnn.pp.0.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.cnn.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.cnn.pp.0.cc.err.log 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/conv.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling 05-Vitis-HLS/conv.cc as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang 05-Vitis-HLS/conv.cc -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.conv.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.conv.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.conv.cc.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_stream_accel -name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.conv.pp.0.cc.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.conv.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.conv.pp.0.cc.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cc.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.conv.pp.0.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.conv.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.conv.pp.0.cc.err.log 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/dense.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling 05-Vitis-HLS/dense.cc as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang 05-Vitis-HLS/dense.cc -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.dense.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.dense.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.dense.cc.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_stream_accel -name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.dense.pp.0.cc.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.dense.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.dense.pp.0.cc.err.log 
Command         ap_eval done; 0.142 sec.
Execute         source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.156 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cc.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.dense.pp.0.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.dense.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.dense.pp.0.cc.err.log 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/flat.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling 05-Vitis-HLS/flat.cc as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang 05-Vitis-HLS/flat.cc -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.flat.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.flat.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.flat.cc.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_stream_accel -name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.flat.pp.0.cc.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.flat.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.flat.pp.0.cc.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cc.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.flat.pp.0.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.flat.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.flat.pp.0.cc.err.log 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/pool.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling 05-Vitis-HLS/pool.cc as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang 05-Vitis-HLS/pool.cc -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.pool.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.pool.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.pool.cc.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_stream_accel -name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.pool.pp.0.cc.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.pool.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.pool.pp.0.cc.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.pool.pp.0.cc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.pool.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.pool.pp.0.cc.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.pool.pp.0.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.pool.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.pool.pp.0.cc.err.log 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/utils.cc' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling 05-Vitis-HLS/utils.cc as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang 05-Vitis-HLS/utils.cc -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.utils.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.utils.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.utils.cc.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_stream_accel -name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.utils.pp.0.cc.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.utils.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.utils.pp.0.cc.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.utils.pp.0.cc.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.utils.pp.0.cc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.utils.pp.0.cc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.utils.pp.0.cc.err.log 
INFO: [HLS 200-10] Analyzing design file 'wrapper.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling wrapper.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang wrapper.cpp -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.wrapper.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.wrapper.cpp.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.wrapper.cpp.err.log 
Command       ap_eval done; 0.106 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cnn_stream_accel -name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.337 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.536 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.421 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.wrapper.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.wrapper.pp.0.cpp.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang-tidy.wrapper.pp.0.cpp.err.log 
Command         ap_eval done; 0.684 sec.
Command       clang_tidy done; 0.702 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.wrapper.pp.0.cpp.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.wrapper.pp.0.cpp.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/xilinx-dataflow-lawyer.wrapper.pp.0.cpp.err.log 
Command       ap_eval done; 0.331 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.wrapper.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.wrapper.pp.0.cpp.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.wrapper.pp.0.cpp.err.log 
Command       ap_eval done; 0.369 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.357 seconds; current allocated memory: 169.995 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.g.bc" "C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.g.bc" "C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.g.bc" "C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.g.bc" "C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.g.bc" "C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.g.bc" "C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn.g.bc C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/conv.g.bc C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.g.bc C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/flat.g.bc C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/pool.g.bc C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/utils.g.bc C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/wrapper.g.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.112 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.115 sec.
Execute       run_link_or_opt -opt -out C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_stream_accel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_stream_accel -reflow-float-conversion -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.815 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.818 sec.
Execute       run_link_or_opt -out C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_stream_accel 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_stream_accel -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn_stream_accel -mllvm -hls-db-dir -mllvm C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.lto.bc > C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.267 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 784>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'convolution(float (*) [34], int, hls::stream<float, 0>&)' (05-Vitis-HLS/conv.cc:54:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 196>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/pool.cc:27:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/pool.cc:32:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/flat.cc:16:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/flat.cc:16:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 10>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&)' (05-Vitis-HLS/dense.cc:51:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&)' (05-Vitis-HLS/dense.cc:62:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*)' (05-Vitis-HLS/dense.cc:24:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 784>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 196>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:48:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 196>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:59:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 10>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:63:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' into 'cnn_stream_accel(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (wrapper.cpp:30:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' into 'cnn_stream_accel(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (wrapper.cpp:55:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'cnn_stream_accel(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (wrapper.cpp:31:27)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [34], int, hls::stream<float, 0>&)' (05-Vitis-HLS/conv.cc:20:0)
INFO: [HLS 214-178] Inlining function 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'flattening_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' (05-Vitis-HLS/flat.cc:27:0)
INFO: [HLS 214-178] Inlining function 'convolutional_layer(float (*) [34], float (*) [34], float (*) [34], float (*) [34], hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'max_pooling_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'flattening_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'dense_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'dense_layer_soft_max(hls::stream<float, 0>*, float*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [34])' into 'cnn(float (*) [28], float*)' (05-Vitis-HLS/cnn.cc:75:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [28], float*)' into 'cnn_stream_accel(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (wrapper.cpp:16:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.457 seconds; current allocated memory: 172.311 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 172.312 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn_stream_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.174 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 180.804 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.195 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 189.156 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.g.1.bc to C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'pool_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pool_for_cols' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_for_flat' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (05-Vitis-HLS/dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (05-Vitis-HLS/dense.cc:17) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (05-Vitis-HLS/dense.cc:31) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (05-Vitis-HLS/utils.cc:18) in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (05-Vitis-HLS/cnn.cc:98) in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (05-Vitis-HLS/dense.cc:17) in function 'dataflow_section' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_for_flat' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dense' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pool_for_cols' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pool_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (05-Vitis-HLS/dense.cc:13) in function 'dataflow_section' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_1' (05-Vitis-HLS/dense.cc:53) in function 'dense' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'pool_for_pr' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'pool_for_pc' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'krn_for_rows' (05-Vitis-HLS/conv.cc:21) in function 'convolution' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'krn_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_biases' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_to_pool_streams.V' (05-Vitis-HLS/cnn.cc:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pool_to_flat_streams.V' (05-Vitis-HLS/cnn.cc:48) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'flat_to_dense_streams.V' (05-Vitis-HLS/cnn.cc:59) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dense_to_softmax_streams.V' (05-Vitis-HLS/cnn.cc:63) .
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_biases' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_to_pool_streams.V' (05-Vitis-HLS/cnn.cc:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_to_flat_streams.V' (05-Vitis-HLS/cnn.cc:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_to_dense_streams.V' (05-Vitis-HLS/cnn.cc:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_to_softmax_streams.V' (05-Vitis-HLS/cnn.cc:63) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'pad_img0' in function 'cnn_stream_accel'.
Command         transform done; 2.376 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.409 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.851 seconds; current allocated memory: 220.005 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (05-Vitis-HLS/pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (05-Vitis-HLS/conv.cc:33:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (05-Vitis-HLS/conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (05-Vitis-HLS/conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (wrapper.cpp:27:30) in function 'cnn_stream_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (05-Vitis-HLS/utils.cc:16:11) in function 'cnn_stream_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (05-Vitis-HLS/cnn.cc:96:12) in function 'cnn_stream_accel'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (05-Vitis-HLS/dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'prediction' (05-Vitis-HLS/dense.cc:27:30)
INFO: [HLS 200-472] Inferring partial write operation for 'prediction' (05-Vitis-HLS/dense.cc:33:19)
INFO: [HLS 200-472] Inferring partial write operation for 'img_buffer' (wrapper.cpp:32:30)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img0' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img0' (05-Vitis-HLS/utils.cc:22:51)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (05-Vitis-HLS/cnn.cc:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (05-Vitis-HLS/cnn.cc:101:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (05-Vitis-HLS/cnn.cc:102:22)
Command         transform done; 1.38 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 259.458 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.874 sec.
Command     elaborate done; 14.973 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn_stream_accel' ...
Execute       ap_set_top_model cnn_stream_accel 
Execute       get_model_list cnn_stream_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn_stream_accel 
Execute       preproc_iomode -model dataflow_section 
Execute       preproc_iomode -model dense 
Execute       preproc_iomode -model max_pooling 
Execute       preproc_iomode -model convolution 
Execute       get_model_list cnn_stream_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: convolution max_pooling dense dataflow_section cnn_stream_accel
INFO-FLOW: Configuring Module : convolution ...
Execute       set_default_model convolution 
Execute       apply_spec_resource_limit convolution 
INFO-FLOW: Configuring Module : max_pooling ...
Execute       set_default_model max_pooling 
Execute       apply_spec_resource_limit max_pooling 
INFO-FLOW: Configuring Module : dense ...
Execute       set_default_model dense 
Execute       apply_spec_resource_limit dense 
INFO-FLOW: Configuring Module : dataflow_section ...
Execute       set_default_model dataflow_section 
Execute       apply_spec_resource_limit dataflow_section 
INFO-FLOW: Configuring Module : cnn_stream_accel ...
Execute       set_default_model cnn_stream_accel 
Execute       apply_spec_resource_limit cnn_stream_accel 
INFO-FLOW: Model list for preprocess: convolution max_pooling dense dataflow_section cnn_stream_accel
INFO-FLOW: Preprocessing Module: convolution ...
Execute       set_default_model convolution 
Execute       cdfg_preprocess -model convolution 
Execute       rtl_gen_preprocess convolution 
INFO-FLOW: Preprocessing Module: max_pooling ...
Execute       set_default_model max_pooling 
Execute       cdfg_preprocess -model max_pooling 
Execute       rtl_gen_preprocess max_pooling 
INFO-FLOW: Preprocessing Module: dense ...
Execute       set_default_model dense 
Execute       cdfg_preprocess -model dense 
Execute       rtl_gen_preprocess dense 
INFO-FLOW: Preprocessing Module: dataflow_section ...
Execute       set_default_model dataflow_section 
Execute       cdfg_preprocess -model dataflow_section 
Execute       rtl_gen_preprocess dataflow_section 
INFO-FLOW: Preprocessing Module: cnn_stream_accel ...
Execute       set_default_model cnn_stream_accel 
Execute       cdfg_preprocess -model cnn_stream_accel 
Execute       rtl_gen_preprocess cnn_stream_accel 
INFO-FLOW: Model list for synthesis: convolution max_pooling dense dataflow_section cnn_stream_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution 
Execute       schedule -model convolution 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_pool_for_rows_pool_for_cols'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('pad_img_load_2', 05-Vitis-HLS/conv.cc:49) on array 'pad_img' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_img'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 265, loop 'conv_for_rows_pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.303 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.434 seconds; current allocated memory: 261.599 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.838 sec.
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.sched.adb -f 
INFO-FLOW: Finish scheduling convolution.
Execute       set_default_model convolution 
Execute       bind -model convolution 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.453 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 264.793 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.771 sec.
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.bind.adb -f 
INFO-FLOW: Finish binding convolution.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pooling 
Execute       schedule -model max_pooling 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 12, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 265.069 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.sched.adb -f 
INFO-FLOW: Finish scheduling max_pooling.
Execute       set_default_model max_pooling 
Execute       bind -model max_pooling 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 265.337 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.bind.adb -f 
INFO-FLOW: Finish binding max_pooling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense 
Execute       schedule -model dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dense_array_addr_9_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7_8', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 21, loop 'dense_for_flat'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.481 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 265.754 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.126 sec.
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.sched.adb -f 
INFO-FLOW: Finish scheduling dense.
Execute       set_default_model dense 
Execute       bind -model dense 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 266.309 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.111 sec.
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.bind.adb -f 
INFO-FLOW: Finish binding dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_section 
Execute       schedule -model dataflow_section 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.345 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 266.808 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_section.
Execute       set_default_model dataflow_section 
Execute       bind -model dataflow_section 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.225 seconds; current allocated memory: 267.608 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.201 sec.
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.bind.adb -f 
INFO-FLOW: Finish binding dataflow_section.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_stream_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_stream_accel 
Execute       schedule -model cnn_stream_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.236 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.559 seconds; current allocated memory: 268.081 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_stream_accel.
Execute       set_default_model cnn_stream_accel 
Execute       bind -model cnn_stream_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.507 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 268.642 MB.
Execute       syn_report -verbosereport -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.229 sec.
Execute       db_write -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.bind.adb -f 
INFO-FLOW: Finish binding cnn_stream_accel.
Execute       get_model_list cnn_stream_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess convolution 
Execute       rtl_gen_preprocess max_pooling 
Execute       rtl_gen_preprocess dense 
Execute       rtl_gen_preprocess dataflow_section 
Execute       rtl_gen_preprocess cnn_stream_accel 
INFO-FLOW: Model list for RTL generation: convolution max_pooling dense dataflow_section cnn_stream_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolution -top_prefix cnn_stream_accel_ -sub_prefix cnn_stream_accel_ -mg_file C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.566 seconds; current allocated memory: 273.965 MB.
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution -style xilinx -f -lang vhdl -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/vhdl/cnn_stream_accel_convolution 
Execute       gen_rtl convolution -style xilinx -f -lang vlog -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/verilog/cnn_stream_accel_convolution 
Execute       syn_report -csynth -model convolution -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/convolution_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.259 sec.
Execute       syn_report -rtlxml -model convolution -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/convolution_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       syn_report -verbosereport -model convolution -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.894 sec.
Execute       db_write -model convolution -f -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info convolution -p C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pooling -top_prefix cnn_stream_accel_ -sub_prefix cnn_stream_accel_ -mg_file C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 281.932 MB.
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pooling -style xilinx -f -lang vhdl -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/vhdl/cnn_stream_accel_max_pooling 
Execute       gen_rtl max_pooling -style xilinx -f -lang vlog -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/verilog/cnn_stream_accel_max_pooling 
Execute       syn_report -csynth -model max_pooling -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/max_pooling_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model max_pooling -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/max_pooling_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model max_pooling -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model max_pooling -f -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.adb 
Execute       gen_tb_info max_pooling -p C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense -top_prefix cnn_stream_accel_ -sub_prefix cnn_stream_accel_ -mg_file C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_9ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.594 seconds; current allocated memory: 284.109 MB.
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense -style xilinx -f -lang vhdl -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/vhdl/cnn_stream_accel_dense 
Execute       gen_rtl dense -style xilinx -f -lang vlog -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/verilog/cnn_stream_accel_dense 
Execute       syn_report -csynth -model dense -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/dense_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dense -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/dense_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dense -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.207 sec.
Execute       db_write -model dense -f -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.adb 
Execute       gen_tb_info dense -p C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_section -top_prefix cnn_stream_accel_ -sub_prefix cnn_stream_accel_ -mg_file C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 288.065 MB.
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_section -style xilinx -f -lang vhdl -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/vhdl/cnn_stream_accel_dataflow_section 
Execute       gen_rtl dataflow_section -style xilinx -f -lang vlog -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/verilog/cnn_stream_accel_dataflow_section 
Execute       syn_report -csynth -model dataflow_section -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/dataflow_section_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_section -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/dataflow_section_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_section -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.249 sec.
Execute       db_write -model dataflow_section -f -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.adb 
Execute       gen_tb_info dataflow_section -p C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_stream_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn_stream_accel -top_prefix  -sub_prefix cnn_stream_accel_ -mg_file C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_stream_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_stream_accel'.
Command       create_rtl_model done; 0.328 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.081 seconds; current allocated memory: 291.766 MB.
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_stream_accel -istop -style xilinx -f -lang vhdl -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/vhdl/cnn_stream_accel 
Execute       gen_rtl cnn_stream_accel -istop -style xilinx -f -lang vlog -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/verilog/cnn_stream_accel 
Execute       syn_report -csynth -model cnn_stream_accel -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/cnn_stream_accel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cnn_stream_accel -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/cnn_stream_accel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cnn_stream_accel -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.318 sec.
Execute       db_write -model cnn_stream_accel -f -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.adb 
Execute       gen_tb_info cnn_stream_accel -p C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel 
Execute       export_constraint_db -f -tool general -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.constraint.tcl 
Execute       syn_report -designview -model cnn_stream_accel -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.design.xml 
Command       syn_report done; 0.504 sec.
Execute       syn_report -csynthDesign -model cnn_stream_accel -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn_stream_accel -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn_stream_accel -o C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn_stream_accel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain cnn_stream_accel 
INFO-FLOW: Model list for RTL component generation: convolution max_pooling dense dataflow_section cnn_stream_accel
INFO-FLOW: Handling components in module [convolution] ... 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
INFO-FLOW: Found component cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component cnn_stream_accel_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model cnn_stream_accel_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component cnn_stream_accel_mux_42_32_1_1.
INFO-FLOW: Append model cnn_stream_accel_mux_42_32_1_1
INFO-FLOW: Handling components in module [max_pooling] ... 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
INFO-FLOW: Handling components in module [dense] ... 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
INFO-FLOW: Found component cnn_stream_accel_mul_2ns_9ns_10_1_1.
INFO-FLOW: Append model cnn_stream_accel_mul_2ns_9ns_10_1_1
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_0.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_0
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_1.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_1
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_2.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_2
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_3.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_3
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_4.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_4
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_5.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_5
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_6.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_6
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_7.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_7
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_8.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_8
INFO-FLOW: Found component cnn_stream_accel_dense_dense_weights_9.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_weights_9
INFO-FLOW: Found component cnn_stream_accel_dense_dense_array.
INFO-FLOW: Append model cnn_stream_accel_dense_dense_array
INFO-FLOW: Handling components in module [dataflow_section] ... 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
INFO-FLOW: Found component cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1.
INFO-FLOW: Append model cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1
INFO-FLOW: Found component cnn_stream_accel_dataflow_section_dense_biases.
INFO-FLOW: Append model cnn_stream_accel_dataflow_section_dense_biases
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d784_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d784_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d784_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d784_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d784_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d196_A.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d10_S
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d10_S
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d10_S
INFO-FLOW: Found component cnn_stream_accel_fifo_w32_d10_S.
INFO-FLOW: Append model cnn_stream_accel_fifo_w32_d10_S
INFO-FLOW: Handling components in module [cnn_stream_accel] ... 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
INFO-FLOW: Found component cnn_stream_accel_pad_img0.
INFO-FLOW: Append model cnn_stream_accel_pad_img0
INFO-FLOW: Found component cnn_stream_accel_img_buffer.
INFO-FLOW: Append model cnn_stream_accel_img_buffer
INFO-FLOW: Found component cnn_stream_accel_output_buffer.
INFO-FLOW: Append model cnn_stream_accel_output_buffer
INFO-FLOW: Found component cnn_stream_accel_CTRL_s_axi.
INFO-FLOW: Append model cnn_stream_accel_CTRL_s_axi
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Found component cnn_stream_accel_regslice_both.
INFO-FLOW: Append model cnn_stream_accel_regslice_both
INFO-FLOW: Append model convolution
INFO-FLOW: Append model max_pooling
INFO-FLOW: Append model dense
INFO-FLOW: Append model dataflow_section
INFO-FLOW: Append model cnn_stream_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1 cnn_stream_accel_fcmp_32ns_32ns_1_2_no_dsp_1 cnn_stream_accel_mux_42_32_1_1 cnn_stream_accel_mul_2ns_9ns_10_1_1 cnn_stream_accel_dense_dense_weights_0 cnn_stream_accel_dense_dense_weights_1 cnn_stream_accel_dense_dense_weights_2 cnn_stream_accel_dense_dense_weights_3 cnn_stream_accel_dense_dense_weights_4 cnn_stream_accel_dense_dense_weights_5 cnn_stream_accel_dense_dense_weights_6 cnn_stream_accel_dense_dense_weights_7 cnn_stream_accel_dense_dense_weights_8 cnn_stream_accel_dense_dense_weights_9 cnn_stream_accel_dense_dense_array cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1 cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1 cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1 cnn_stream_accel_dataflow_section_dense_biases cnn_stream_accel_fifo_w32_d784_A cnn_stream_accel_fifo_w32_d784_A cnn_stream_accel_fifo_w32_d784_A cnn_stream_accel_fifo_w32_d784_A cnn_stream_accel_fifo_w32_d196_A cnn_stream_accel_fifo_w32_d196_A cnn_stream_accel_fifo_w32_d196_A cnn_stream_accel_fifo_w32_d196_A cnn_stream_accel_fifo_w32_d196_A cnn_stream_accel_fifo_w32_d196_A cnn_stream_accel_fifo_w32_d196_A cnn_stream_accel_fifo_w32_d196_A cnn_stream_accel_fifo_w32_d10_S cnn_stream_accel_fifo_w32_d10_S cnn_stream_accel_fifo_w32_d10_S cnn_stream_accel_fifo_w32_d10_S cnn_stream_accel_pad_img0 cnn_stream_accel_img_buffer cnn_stream_accel_output_buffer cnn_stream_accel_CTRL_s_axi cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both cnn_stream_accel_regslice_both convolution max_pooling dense dataflow_section cnn_stream_accel
INFO-FLOW: To file: write model cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model cnn_stream_accel_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model cnn_stream_accel_mux_42_32_1_1
INFO-FLOW: To file: write model cnn_stream_accel_mul_2ns_9ns_10_1_1
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_0
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_1
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_2
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_3
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_4
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_5
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_6
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_7
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_8
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_weights_9
INFO-FLOW: To file: write model cnn_stream_accel_dense_dense_array
INFO-FLOW: To file: write model cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model cnn_stream_accel_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model cnn_stream_accel_facc_32ns_32ns_1ns_32_6_no_dsp_1
INFO-FLOW: To file: write model cnn_stream_accel_dataflow_section_dense_biases
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d784_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d196_A
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_stream_accel_fifo_w32_d10_S
INFO-FLOW: To file: write model cnn_stream_accel_pad_img0
INFO-FLOW: To file: write model cnn_stream_accel_img_buffer
INFO-FLOW: To file: write model cnn_stream_accel_output_buffer
INFO-FLOW: To file: write model cnn_stream_accel_CTRL_s_axi
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model cnn_stream_accel_regslice_both
INFO-FLOW: To file: write model convolution
INFO-FLOW: To file: write model max_pooling
INFO-FLOW: To file: write model dense
INFO-FLOW: To file: write model dataflow_section
INFO-FLOW: To file: write model cnn_stream_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): cnn_stream_accel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.219 sec.
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_stream_accel_mul_2ns_9ns_10_1_1_Multiplier_0'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_0_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_1_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_2_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_3_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_4_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_5_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_6_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_7_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_8_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_9_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_dense_dense_array_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 1.224 sec.
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dataflow_section_dense_biases_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
Command       ap_source done; 0.77 sec.
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_pad_img0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_img_buffer_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_output_buffer_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CTRL.slave.tcl 
Command       ap_source done; 0.342 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn_stream_accel xml_exists=0
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.107 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.constraint.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=59 #gSsdmPorts=28
Execute       source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.dataonly.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.dataonly.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.tbgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.tbgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.tbgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.tbgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.constraint.tcl 
Execute       sc_get_clocks cnn_stream_accel 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/misc/cnn_stream_accel_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/misc/cnn_stream_accel_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/misc/cnn_stream_accel_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/misc/cnn_stream_accel_ap_fexp_8_full_dsp_32_ip.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/misc/cnn_stream_accel_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/misc/FAcc_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 9.155 seconds; current allocated memory: 302.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_stream_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_stream_accel.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model cnn_stream_accel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
Command     autosyn done; 25.971 sec.
Command   csynth_design done; 40.954 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 4 seconds. Elapsed time: 41.043 seconds; current allocated memory: 302.597 MB.
Command ap_source done; 43.712 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1 opened at Sun Jan 17 13:42:42 +0100 2021
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     ap_set_clock -name default -uncertainty 2.5 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xilinx/Vivado/2020.2/data;D:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.831 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       add_library done; 0.242 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.136 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.405 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xilinx/Vivado/2020.2/data;D:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.139 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.174 sec.
Execute   create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
Execute   source ./cnn_hls_pynq/solution1/directives.tcl 
Execute     set_directive_top -name cnn_stream_accel cnn_stream_accel 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_stream_accel cnn_stream_accel 
INFO-FLOW: Setting directive 'TOP' name=cnn_stream_accel 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): cnn_stream_accel
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn_stream_accel xml_exists=1
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.102 sec.
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to cnn_stream_accel
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/convolution.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/max_pooling.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dense.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/dataflow_section.compgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to cnn_stream_accel
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.constraint.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.dataonly.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.compgen.dataonly.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=cnn_stream_accel
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=cnn_stream_accel
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.constraint.tcl 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/cnn_stream_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/Usuario/AppData/Roaming/Xilinx/Vitis/cnn_hls_pynq/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s cnn_hls_pynq/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file cnn_hls_pynq/solution1/impl/export.zip
Command   export_design done; 31.936 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 32.032 seconds; current allocated memory: 177.824 MB.
Command ap_source done; 33.854 sec.
Execute cleanup_all 
