//#define NV_SMALL 1
    %define NVDLA_FEATURE_DATA_TYPE_INT8
    %define NVDLA_BPE 8
    %define NVDLA_WEIGHT_DATA_TYPE_INT8
    %define NVDLA_SDP_BS_ENABLE
    %define NVDLA_SDP_BN_ENABLE
    %define NVDLA_PDP_ENABLE
    %define NVDLA_CDP_ENABLE
    %define NVDLA_MAC_ATOMIC_C_SIZE 8
    %define NVDLA_MAC_ATOMIC_K_SIZE 8
    %define NVDLA_MEMORY_ATOMIC_SIZE 8
    %define NVDLA_CBUF_BANK_NUMBER 32
    %define NVDLA_CBUF_BANK_WIDTH 8
    %define NVDLA_CBUF_BANK_DEPTH 512
     %define NVDLA_SDP_BS_THROUGHPUT 1
     %define NVDLA_SDP_BN_THROUGHPUT 1
     %define NVDLA_SDP_EW_THROUGHPUT 0
     %define NVDLA_SDP_EW_THROUGHPUT_LOG2 0
%define NVDLA_SDP_MAX_THROUGHPUT max(NVDLA_SDP_EW_THROUGHPUT, NVDLA_SDP_BN_THROUGHPUT,NVDLA_SDP_BS_THROUGHPUT)
%define NVDLA_SDP2PDP_WIDTH (NVDLA_SDP_MAX_THROUGHPUT * NVDLA_BPE)
    %define NVDLA_PDP_THROUGHPUT 1
    %define NVDLA_CDP_THROUGHPUT 1
    %define NVDLA_PRIMARY_MEMIF_LATENCY 64
    %define NVDLA_PRIMARY_MEMIF_MAX_BURST_LENGTH 1
    %define NVDLA_PRIMARY_MEMIF_WIDTH 64
    %define NVDLA_MEM_ADDRESS_WIDTH 32
    %define NVDLA_MEMIF_WIDTH max(NVDLA_PRIMARY_MEMIF_WIDTH, NVDLA_MEMORY_ATOMIC_SIZE*NVDLA_BPE)
%define NVDLA_DMA_RD_SIZE 15
%define NVDLA_DMA_WR_SIZE 13
%define NVDLA_DMA_MASK_BIT int( NVDLA_MEMIF_WIDTH / NVDLA_BPE / NVDLA_MEMORY_ATOMIC_SIZE )
%define NVDLA_DMA_RD_RSP int( NVDLA_MEMIF_WIDTH + NVDLA_DMA_MASK_BIT )
%define NVDLA_DMA_WR_REQ int( NVDLA_MEMIF_WIDTH + NVDLA_DMA_MASK_BIT + 1 )
%define NVDLA_DMA_WR_CMD int( NVDLA_MEM_ADDRESS_WIDTH + NVDLA_DMA_WR_SIZE +1)
%define NVDLA_DMA_RD_REQ int( NVDLA_MEM_ADDRESS_WIDTH + NVDLA_DMA_RD_SIZE )
%define NVDLA_MEMORY_ATOMIC_LOG2 log2(NVDLA_MEMORY_ATOMIC_SIZE)
%define NVDLA_PRIMARY_MEMIF_WIDTH_LOG2 log2(NVDLA_PRIMARY_MEMIF_WIDTH/8)
%define NVDLA_MEMORY_ATOMIC_WIDTH NVDLA_MEMORY_ATOMIC_SIZE*NVDLA_BPE
%define NVDLA_MCIF_BURST_SIZE NVDLA_PRIMARY_MEMIF_MAX_BURST_LENGTH*NVDLA_DMA_MASK_BIT
%define NVDLA_MCIF_BURST_SIZE_LOG2 log2(NVDLA_MCIF_BURST_SIZE)
    %define NVDLA_NUM_DMA_READ_CLIENTS 7
    %define NVDLA_NUM_DMA_WRITE_CLIENTS 3
%define PDP_SINGLE_LBUF_WIDTH int(16*NVDLA_MEMORY_ATOMIC_SIZE/NVDLA_PDP_THROUGHPUT)
%define PDP_SINGLE_LBUF_DEPTH int(NVDLA_PDP_THROUGHPUT*(NVDLA_BPE+6))
%define NVDLA_VMOD_PRIMARY_BANDWIDTH int(NVDLA_PRIMARY_MEMIF_WIDTH/NVDLA_BPE/4)
%define NVDLA_VMOD_SDP_MRDMA_OUTPUT_THROUGHPUT NVDLA_SDP_MAX_THROUGHPUT
%define NVDLA_VMOD_SDP_BRDMA_OUTPUT_THROUGHPUT 4*NVDLA_SDP_BS_THROUGHPUT
%define NVDLA_VMOD_SDP_NRDMA_OUTPUT_THROUGHPUT 4*NVDLA_SDP_BN_THROUGHPUT
%define NVDLA_VMOD_SDP_ERDMA_OUTPUT_THROUGHPUT 4*NVDLA_SDP_EW_THROUGHPUT
%define NVDLA_VMOD_CDP_RDMA_OUTPUT_THROUGHPUT_USE min(NVDLA_CDP_THROUGHPUT, NVDLA_VMOD_PRIMARY_BANDWIDTH)
%define NVDLA_VMOD_PDP_RDMA_OUTPUT_THROUGHPUT_USE min(NVDLA_PDP_THROUGHPUT, NVDLA_VMOD_PRIMARY_BANDWIDTH)
%define NVDLA_VMOD_SDP_MRDMA_OUTPUT_THROUGHPUT_USE min(NVDLA_VMOD_SDP_MRDMA_OUTPUT_THROUGHPUT, NVDLA_VMOD_PRIMARY_BANDWIDTH)
%define NVDLA_VMOD_SDP_BRDMA_OUTPUT_THROUGHPUT_USE min(NVDLA_VMOD_SDP_BRDMA_OUTPUT_THROUGHPUT, NVDLA_VMOD_PRIMARY_BANDWIDTH)
%define NVDLA_VMOD_SDP_NRDMA_OUTPUT_THROUGHPUT_USE min(NVDLA_VMOD_SDP_NRDMA_OUTPUT_THROUGHPUT, NVDLA_VMOD_PRIMARY_BANDWIDTH)
%define NVDLA_VMOD_SDP_ERDMA_OUTPUT_THROUGHPUT_USE min(NVDLA_VMOD_SDP_ERDMA_OUTPUT_THROUGHPUT, NVDLA_VMOD_PRIMARY_BANDWIDTH)
%define NVDLA_VMOD_CDP_RDMA_LATENCY_FIFO_DEPTH max(4,ceil(NVDLA_PRIMARY_MEMIF_LATENCY*NVDLA_VMOD_CDP_RDMA_OUTPUT_THROUGHPUT_USE/(NVDLA_MEMIF_WIDTH/NVDLA_BPE)))
%define NVDLA_VMOD_PDP_RDMA_LATENCY_FIFO_DEPTH max(4,ceil(NVDLA_PRIMARY_MEMIF_LATENCY*NVDLA_VMOD_PDP_RDMA_OUTPUT_THROUGHPUT_USE/(NVDLA_MEMIF_WIDTH/NVDLA_BPE)))
%define NVDLA_VMOD_SDP_MRDMA_LATENCY_FIFO_DEPTH max(4,ceil(NVDLA_PRIMARY_MEMIF_LATENCY*NVDLA_VMOD_SDP_MRDMA_OUTPUT_THROUGHPUT_USE/(NVDLA_MEMIF_WIDTH/NVDLA_BPE)))
%define NVDLA_VMOD_SDP_BRDMA_LATENCY_FIFO_DEPTH max(4,ceil(NVDLA_PRIMARY_MEMIF_LATENCY*NVDLA_VMOD_SDP_BRDMA_OUTPUT_THROUGHPUT_USE/(NVDLA_MEMIF_WIDTH/NVDLA_BPE)))
%define NVDLA_VMOD_SDP_NRDMA_LATENCY_FIFO_DEPTH max(4,ceil(NVDLA_PRIMARY_MEMIF_LATENCY*NVDLA_VMOD_SDP_NRDMA_OUTPUT_THROUGHPUT_USE/(NVDLA_MEMIF_WIDTH/NVDLA_BPE)))
%define NVDLA_VMOD_SDP_ERDMA_LATENCY_FIFO_DEPTH max(4,ceil(NVDLA_PRIMARY_MEMIF_LATENCY*NVDLA_VMOD_SDP_ERDMA_OUTPUT_THROUGHPUT_USE/(NVDLA_MEMIF_WIDTH/NVDLA_BPE)))
%define NVDLA_VMOD_DMA_LAT_FIFO_DEPTH_MAX 512
%define NVDLA_MAC_ATOMIC_C_SIZE_LOG2 log2(NVDLA_MAC_ATOMIC_C_SIZE)
%define NVDLA_MAC_ATOMIC_K_SIZE_LOG2 log2(NVDLA_MAC_ATOMIC_K_SIZE)
%define NVDLA_MAC_ATOMIC_K_SIZE_DIV2 int(NVDLA_MAC_ATOMIC_K_SIZE/2)
%define NVDLA_CBUF_BANK_NUMBER_LOG2 log2(NVDLA_CBUF_BANK_NUMBER)
%define NVDLA_CBUF_BANK_WIDTH_LOG2 log2(NVDLA_CBUF_BANK_WIDTH)
%define NVDLA_CBUF_BANK_DEPTH_LOG2 log2(NVDLA_CBUF_BANK_DEPTH)
%define NVDLA_CBUF_DEPTH_LOG2 log2(NVDLA_CBUF_BANK_NUMBER)+log2(NVDLA_CBUF_BANK_DEPTH)
%define NVDLA_CBUF_ENTRY_WIDTH NVDLA_MAC_ATOMIC_C_SIZE*NVDLA_BPE
%define NVDLA_CBUF_WIDTH_LOG2 log2(NVDLA_CBUF_ENTRY_WIDTH)
%define NVDLA_CBUF_WIDTH_MUL2_LOG2 log2(NVDLA_CBUF_ENTRY_WIDTH)+1
%define NVDLA_BPE_LOG2 log2(NVDLA_BPE)
%define NVDLA_MAC_RESULT_WIDTH NVDLA_BPE*2+NVDLA_MAC_ATOMIC_C_SIZE_LOG2
%define NVDLA_CC_ATOMC_DIV_ATOMK int(NVDLA_MAC_ATOMIC_C_SIZE/NVDLA_MAC_ATOMIC_K_SIZE)
%define NVDLA_CACC_SDP_WIDTH ((32*NVDLA_SDP_MAX_THROUGHPUT) +2)
%define NVDLA_CACC_SDP_SINGLE_THROUGHPUT 32
%define NVDLA_CDMA_GRAIN_MAX_BIT log2(NVDLA_CBUF_BANK_DEPTH*NVDLA_CBUF_BANK_WIDTH*(NVDLA_CBUF_BANK_NUMBER-1)/(NVDLA_MEMORY_ATOMIC_SIZE))
