LIBRARY ieee;  

USE ieee.std_logic_1164.all;  

   

ENTITY mux_2_to_1 IS    

PORT ( x1, y1: in std_logic;

 s : IN std_logic ; 
 
 m1 : OUT std_logic ); 

 END mux_2_to_1 ;  

   

 ARCHITECTURE behavior OF mux_2_to_1 IS  

 BEGIN   

 m1 <= (NOT (s) AND x1) OR (s AND y1); 

 END behavior ;  