<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.19"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CASPER R2SDF Pipelined FFT: rTwoBFStage Entity Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CASPER R2SDF Pipelined FFT
   &#160;<span id="projectnumber">0.1</span>
   </div>
   <div id="projectbrief">This HDL project is a modified version of the ASTRON r2sdf FFT found on OpenCores. This source code is the back-end to the CASPER r2sdf FFT in mlib_devel.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.19 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">rTwoBFStage Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for rTwoBFStage:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../d9/ddd/classrTwoBFStage__inherit__graph.svg" width="526" height="419"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="../../graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for rTwoBFStage:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../de/d43/classrTwoBFStage__coll__graph.svg" width="526" height="191"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d82/classrTwoBFStage_1_1str.html">str</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a29b870e2995b8bd809601488c822adad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a29b870e2995b8bd809601488c822adad">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:a52e8feec37d3182c926725569c712ce8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a52e8feec37d3182c926725569c712ce8">common_pkg_lib</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:a1fa0f21ad664a7f1c5ca42ec6d03f4b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a1fa0f21ad664a7f1c5ca42ec6d03f4b2">common_components_lib</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2ab0f5c2024b78be223a07febed70b0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a2ab0f5c2024b78be223a07febed70b0b">common_pkg</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:ad423f7e95f137aee4ab8cbcd6c4ce189"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#ad423f7e95f137aee4ab8cbcd6c4ce189">g_nof_chan</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ad423f7e95f137aee4ab8cbcd6c4ce189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exponent of nr of subbands (0 means 1 subband)  <a href="#ad423f7e95f137aee4ab8cbcd6c4ce189"></a><br /></td></tr>
<tr class="memitem:a5dd0d4a6da00bea6c30f71d1fcd08b0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a5dd0d4a6da00bea6c30f71d1fcd08b0f">g_stage</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a5dd0d4a6da00bea6c30f71d1fcd08b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The stage indices are ..., 3, 2, 1. The input stage has the highest index, the output stage has index 1.  <a href="#a5dd0d4a6da00bea6c30f71d1fcd08b0f"></a><br /></td></tr>
<tr class="memitem:a777e800c179f1ee26ac6952c1c684f8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a777e800c179f1ee26ac6952c1c684f8b">g_bf_lat</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a777e800c179f1ee26ac6952c1c684f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital pipelining latency.  <a href="#a777e800c179f1ee26ac6952c1c684f8b"></a><br /></td></tr>
<tr class="memitem:a5a437908622f62e023dba86934b67f46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a5a437908622f62e023dba86934b67f46">g_bf_use_zdly</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a5a437908622f62e023dba86934b67f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">&gt;= 1. Stage high downto g_bf_use_zdly will will use g_bf_in_a_zdly and g_bf_out_zdly  <a href="#a5a437908622f62e023dba86934b67f46"></a><br /></td></tr>
<tr class="memitem:a29fc58e2ba44ddecb5e0342175b42059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a29fc58e2ba44ddecb5e0342175b42059">g_bf_in_a_zdly</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a29fc58e2ba44ddecb5e0342175b42059"><td class="mdescLeft">&#160;</td><td class="mdescRight">g_bf_in_a_zdly+g_bf_out_d_zdly must be &lt;= the stage z^(-1) delay, note that stage 1 has only one z^(-1) delay  <a href="#a29fc58e2ba44ddecb5e0342175b42059"></a><br /></td></tr>
<tr class="memitem:a1ced56f1871afd46ad2d5a547af1e278"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a1ced56f1871afd46ad2d5a547af1e278">g_bf_out_d_zdly</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a1ced56f1871afd46ad2d5a547af1e278"><td class="mdescLeft">&#160;</td><td class="mdescRight">The stage z^(-1) delays are ..., 4, 2, 1.  <a href="#a1ced56f1871afd46ad2d5a547af1e278"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50da91b765765ac486df1b41692e962f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Input clock source.  <a href="#a50da91b765765ac486df1b41692e962f"></a><br /></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae106f17a2b73445119c8eb039d3e102e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset signal.  <a href="#ae106f17a2b73445119c8eb039d3e102e"></a><br /></td></tr>
<tr class="memitem:a49a562993216f997b21d6a881c0f72ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a49a562993216f997b21d6a881c0f72ad">in_re</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a49a562993216f997b21d6a881c0f72ad"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Real input.  <a href="#a49a562993216f997b21d6a881c0f72ad"></a><br /></td></tr>
<tr class="memitem:a3b3b91975d79b33245caaa02ecc51959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a3b3b91975d79b33245caaa02ecc51959">in_im</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3b3b91975d79b33245caaa02ecc51959"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Imaginary input.  <a href="#a3b3b91975d79b33245caaa02ecc51959"></a><br /></td></tr>
<tr class="memitem:a3be166bb31449a4e95b74d5f66e28dd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a3be166bb31449a4e95b74d5f66e28dd3">in_val</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3be166bb31449a4e95b74d5f66e28dd3"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Accept input value (for delay)  <a href="#a3be166bb31449a4e95b74d5f66e28dd3"></a><br /></td></tr>
<tr class="memitem:a8bdb8114f5697b1b7a502ecbe641cc37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a8bdb8114f5697b1b7a502ecbe641cc37">in_sel</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8bdb8114f5697b1b7a502ecbe641cc37"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Select input.  <a href="#a8bdb8114f5697b1b7a502ecbe641cc37"></a><br /></td></tr>
<tr class="memitem:a77c3a2ae46a92a6048e561c8e0a834f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a77c3a2ae46a92a6048e561c8e0a834f1">out_re</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a77c3a2ae46a92a6048e561c8e0a834f1"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Real output.  <a href="#a77c3a2ae46a92a6048e561c8e0a834f1"></a><br /></td></tr>
<tr class="memitem:a4dc77f30871b5e20cfa926396d780375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a4dc77f30871b5e20cfa926396d780375">out_im</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4dc77f30871b5e20cfa926396d780375"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Imaginary output.  <a href="#a4dc77f30871b5e20cfa926396d780375"></a><br /></td></tr>
<tr class="memitem:a871c6adc4a6cfa475a6396d52e927bec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a871c6adc4a6cfa475a6396d52e927bec">out_val</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a871c6adc4a6cfa475a6396d52e927bec"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Output value valid signal.  <a href="#a871c6adc4a6cfa475a6396d52e927bec"></a><br /></td></tr>
<tr class="memitem:ac23bdaa9a8dea11633a8918475ccff54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#ac23bdaa9a8dea11633a8918475ccff54">out_sel</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac23bdaa9a8dea11633a8918475ccff54"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Select output.  <a href="#ac23bdaa9a8dea11633a8918475ccff54"></a><br /></td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a50da91b765765ac486df1b41692e962f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50da91b765765ac486df1b41692e962f">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a50da91b765765ac486df1b41692e962f">clk</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Input clock source. </p>

</div>
</div>
<a id="a1fa0f21ad664a7f1c5ca42ec6d03f4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa0f21ad664a7f1c5ca42ec6d03f4b2">&#9670;&nbsp;</a></span>common_components_lib</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a1fa0f21ad664a7f1c5ca42ec6d03f4b2">common_components_lib</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ab0f5c2024b78be223a07febed70b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ab0f5c2024b78be223a07febed70b0b">&#9670;&nbsp;</a></span>common_pkg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a2ab0f5c2024b78be223a07febed70b0b">common_pkg</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a52e8feec37d3182c926725569c712ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e8feec37d3182c926725569c712ce8">&#9670;&nbsp;</a></span>common_pkg_lib</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a52e8feec37d3182c926725569c712ce8">common_pkg_lib</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a29fc58e2ba44ddecb5e0342175b42059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29fc58e2ba44ddecb5e0342175b42059">&#9670;&nbsp;</a></span>g_bf_in_a_zdly</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a29fc58e2ba44ddecb5e0342175b42059">g_bf_in_a_zdly</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>g_bf_in_a_zdly+g_bf_out_d_zdly must be &lt;= the stage z^(-1) delay, note that stage 1 has only one z^(-1) delay </p>

</div>
</div>
<a id="a777e800c179f1ee26ac6952c1c684f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a777e800c179f1ee26ac6952c1c684f8b">&#9670;&nbsp;</a></span>g_bf_lat</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a777e800c179f1ee26ac6952c1c684f8b">g_bf_lat</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Digital pipelining latency. </p>

</div>
</div>
<a id="a1ced56f1871afd46ad2d5a547af1e278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ced56f1871afd46ad2d5a547af1e278">&#9670;&nbsp;</a></span>g_bf_out_d_zdly</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a1ced56f1871afd46ad2d5a547af1e278">g_bf_out_d_zdly</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The stage z^(-1) delays are ..., 4, 2, 1. </p>

</div>
</div>
<a id="a5a437908622f62e023dba86934b67f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a437908622f62e023dba86934b67f46">&#9670;&nbsp;</a></span>g_bf_use_zdly</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a5a437908622f62e023dba86934b67f46">g_bf_use_zdly</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>&gt;= 1. Stage high downto g_bf_use_zdly will will use g_bf_in_a_zdly and g_bf_out_zdly </p>

</div>
</div>
<a id="ad423f7e95f137aee4ab8cbcd6c4ce189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad423f7e95f137aee4ab8cbcd6c4ce189">&#9670;&nbsp;</a></span>g_nof_chan</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#ad423f7e95f137aee4ab8cbcd6c4ce189">g_nof_chan</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Exponent of nr of subbands (0 means 1 subband) </p>

</div>
</div>
<a id="a5dd0d4a6da00bea6c30f71d1fcd08b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd0d4a6da00bea6c30f71d1fcd08b0f">&#9670;&nbsp;</a></span>g_stage</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a5dd0d4a6da00bea6c30f71d1fcd08b0f">g_stage</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The stage indices are ..., 3, 2, 1. The input stage has the highest index, the output stage has index 1. </p>

</div>
</div>
<a id="a29b870e2995b8bd809601488c822adad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b870e2995b8bd809601488c822adad">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a29b870e2995b8bd809601488c822adad">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b3b91975d79b33245caaa02ecc51959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3b91975d79b33245caaa02ecc51959">&#9670;&nbsp;</a></span>in_im</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a3b3b91975d79b33245caaa02ecc51959">in_im</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Imaginary input. </p>

</div>
</div>
<a id="a49a562993216f997b21d6a881c0f72ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a562993216f997b21d6a881c0f72ad">&#9670;&nbsp;</a></span>in_re</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a49a562993216f997b21d6a881c0f72ad">in_re</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Real input. </p>

</div>
</div>
<a id="a8bdb8114f5697b1b7a502ecbe641cc37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdb8114f5697b1b7a502ecbe641cc37">&#9670;&nbsp;</a></span>in_sel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a8bdb8114f5697b1b7a502ecbe641cc37">in_sel</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Select input. </p>

</div>
</div>
<a id="a3be166bb31449a4e95b74d5f66e28dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be166bb31449a4e95b74d5f66e28dd3">&#9670;&nbsp;</a></span>in_val</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a3be166bb31449a4e95b74d5f66e28dd3">in_val</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Accept input value (for delay) </p>

</div>
</div>
<a id="a4dc77f30871b5e20cfa926396d780375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc77f30871b5e20cfa926396d780375">&#9670;&nbsp;</a></span>out_im</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a4dc77f30871b5e20cfa926396d780375">out_im</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Imaginary output. </p>

</div>
</div>
<a id="a77c3a2ae46a92a6048e561c8e0a834f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c3a2ae46a92a6048e561c8e0a834f1">&#9670;&nbsp;</a></span>out_re</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a77c3a2ae46a92a6048e561c8e0a834f1">out_re</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Real output. </p>

</div>
</div>
<a id="ac23bdaa9a8dea11633a8918475ccff54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac23bdaa9a8dea11633a8918475ccff54">&#9670;&nbsp;</a></span>out_sel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#ac23bdaa9a8dea11633a8918475ccff54">out_sel</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Select output. </p>

</div>
</div>
<a id="a871c6adc4a6cfa475a6396d52e927bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871c6adc4a6cfa475a6396d52e927bec">&#9670;&nbsp;</a></span>out_val</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#a871c6adc4a6cfa475a6396d52e927bec">out_val</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output value valid signal. </p>

</div>
</div>
<a id="ae106f17a2b73445119c8eb039d3e102e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae106f17a2b73445119c8eb039d3e102e">&#9670;&nbsp;</a></span>rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reset signal. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&nbsp;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/dc9/classrTwoBFStage.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="../../d2/d14/rTwoBFStage_8vhd.html">rTwoBFStage.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.19
</small></address>
</body>
</html>
