#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x136121de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1361225a0 .scope module, "tb_sort_simple" "tb_sort_simple" 3 3;
 .timescale -9 -12;
P_0x136122710 .param/l "DECODE" 0 3 19, C4<001>;
P_0x136122750 .param/l "EXECUTE" 0 3 20, C4<010>;
P_0x136122790 .param/l "FETCH" 0 3 18, C4<000>;
P_0x1361227d0 .param/l "HALT" 0 3 21, C4<011>;
v0x136106290_0 .var "clk", 0 0;
v0x136132440_0 .var "cpu_halt", 0 0;
v0x1361324e0_0 .var "cpu_state", 2 0;
v0x136132580_0 .var "current_instruction", 7 0;
v0x136132630_0 .var "immediate_value", 7 0;
v0x136132720 .array "memory", 65535 0, 7 0;
v0x1361327c0_0 .var "program_counter", 15 0;
v0x136132870 .array "reg_file", 7 0, 7 0;
v0x136132910_0 .var "reset", 0 0;
E_0x136105f80 .event posedge, v0x136106290_0;
E_0x136104b50 .event anyedge, v0x136132440_0;
    .scope S_0x1361225a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136106290_0, 0, 1;
T_0.0 ;
    %delay 5000, 0;
    %load/vec4 v0x136106290_0;
    %inv;
    %store/vec4 v0x136106290_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x1361225a0;
T_1 ;
    %vpi_call/w 3 31 "$dumpfile", "sort_simple.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1361225a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136132910_0, 0, 1;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x1361327c0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1361324e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136132440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132870, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32768, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32769, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32770, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32771, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32772, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32773, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32774, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32775, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32776, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32777, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32778, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32779, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 32768, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 32769, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 32770, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 32771, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 74, 0, 8;
    %ix/load 4, 32772, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 32773, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 32774, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 32775, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 70, 0, 8;
    %ix/load 4, 32776, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 32777, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %pushi/vec4 78, 0, 8;
    %ix/load 4, 32778, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136132720, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136132910_0, 0, 1;
    %vpi_call/w 3 84 "$display", "=== Simple Array Sorting Demonstration ===" {0 0 0};
    %vpi_call/w 3 85 "$display", "This test demonstrates sorting concept using registers" {0 0 0};
    %vpi_call/w 3 86 "$display", "Initial unsorted values: R0=5, R1=2, R2=8" {0 0 0};
    %vpi_call/w 3 87 "$display", "After sorting: R0=2, R1=5, R2=8 (ascending order)" {0 0 0};
    %vpi_call/w 3 88 "$display", "\000" {0 0 0};
T_1.0 ;
    %load/vec4 v0x136132440_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.1, 6;
    %wait E_0x136104b50;
    %jmp T_1.0;
T_1.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 95 "$display", "=== Final Results ===" {0 0 0};
    %vpi_call/w 3 96 "$display", "R0 (first element):  %d", &A<v0x136132870, 0> {0 0 0};
    %vpi_call/w 3 97 "$display", "R1 (second element): %d", &A<v0x136132870, 1> {0 0 0};
    %vpi_call/w 3 98 "$display", "R2 (third element):  %d", &A<v0x136132870, 2> {0 0 0};
    %vpi_call/w 3 99 "$display", "\000" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x136132870, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x136132870, 4;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x136132870, 4;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call/w 3 103 "$display", "\342\234\223 SUCCESS: Values are in sorted order!" {0 0 0};
    %vpi_call/w 3 104 "$display", "  Sorted array: [%d, %d, %d]", &A<v0x136132870, 0>, &A<v0x136132870, 1>, &A<v0x136132870, 2> {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 106 "$display", "\342\234\227 FAILURE: Values are not properly sorted" {0 0 0};
T_1.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x136132870, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x136132870, 4;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x136132870, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x136132870, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call/w 3 110 "$display", "\342\234\223 VERIFICATION: Array is in ascending order" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call/w 3 112 "$display", "\342\234\227 VERIFICATION: Array is NOT in ascending order" {0 0 0};
T_1.7 ;
    %vpi_call/w 3 115 "$display", "\000" {0 0 0};
    %vpi_call/w 3 116 "$display", "=== Sorting Algorithm Demonstrated ===" {0 0 0};
    %vpi_call/w 3 117 "$display", "\342\234\223 Load values into registers" {0 0 0};
    %vpi_call/w 3 118 "$display", "\342\234\223 Rearrange values in ascending order" {0 0 0};
    %vpi_call/w 3 119 "$display", "\342\234\223 Verify final sorted result" {0 0 0};
    %vpi_call/w 3 120 "$display", "\342\234\223 Microprocessor successfully sorted the array!" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1361225a0;
T_2 ;
    %wait E_0x136105f80;
    %load/vec4 v0x136132910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0x1361327c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1361324e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136132440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x136132440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1361324e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x1361327c0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x136132720, 4;
    %assign/vec4 v0x136132580_0, 0;
    %load/vec4 v0x1361327c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x136132720, 4;
    %assign/vec4 v0x136132630_0, 0;
    %load/vec4 v0x1361327c0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x136132720, 4;
    %vpi_call/w 3 137 "$display", "[%0t] FETCH: PC=0x%04x, Inst=0x%02x", $time, v0x1361327c0_0, S<0,vec4,u8> {1 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1361324e0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %vpi_call/w 3 143 "$display", "[%0t] DECODE: Instruction=0x%02x", $time, v0x136132580_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1361324e0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x136132580_0;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %vpi_call/w 3 169 "$display", "[%0t] Unknown instruction: 0x%02x", $time, v0x136132580_0 {0 0 0};
    %load/vec4 v0x1361327c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x1361327c0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v0x136132630_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136132870, 0, 4;
    %vpi_call/w 3 151 "$display", "[%0t] LDI R0, #%d", $time, v0x136132630_0 {0 0 0};
    %load/vec4 v0x1361327c0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x1361327c0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v0x136132630_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136132870, 0, 4;
    %vpi_call/w 3 156 "$display", "[%0t] LDI R1, #%d", $time, v0x136132630_0 {0 0 0};
    %load/vec4 v0x1361327c0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x1361327c0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v0x136132630_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136132870, 0, 4;
    %vpi_call/w 3 161 "$display", "[%0t] LDI R2, #%d", $time, v0x136132630_0 {0 0 0};
    %load/vec4 v0x1361327c0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x1361327c0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136132440_0, 0;
    %vpi_call/w 3 166 "$display", "[%0t] HALT - Program terminated", $time {0 0 0};
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1361324e0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1361225a0;
T_3 ;
    %delay 5000000, 0;
    %vpi_call/w 3 182 "$display", "ERROR: Simulation timeout" {0 0 0};
    %vpi_call/w 3 183 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "tb_sort_simple.v";
