/*
 *
 * Automatically generated file; DO NOT EDIT.
 * Zephyr Kernel Configuration
 *
 */
#define CONFIG_GPIO_STM32_PORTA 1
#define CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL 1
#define CONFIG_MPU_ALLOW_FLASH_WRITE 1
#define CONFIG_NUM_PREEMPT_PRIORITIES 15
#define CONFIG_EXTI_STM32_EXTI21_IRQ_PRI 0
#define CONFIG_EXTI_STM32_EXTI0_IRQ_PRI 0
#define CONFIG_BT_MESH_FRIEND_QUEUE_SIZE 16
#define CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER 336
#define CONFIG_CLOCK_STM32_PLL_P_DIVISOR 4
#define CONFIG_OUTPUT_PRINT_MEMORY_USAGE 1
#define CONFIG_NUM_COOP_PRIORITIES 16
#define CONFIG_BT_DEBUG_NONE 1
#define CONFIG_SPI_1_DEFAULT_CFG 0x80
#define CONFIG_BT_RX_BUF_COUNT 30
#define CONFIG_CPU_CORTEX 1
#define CONFIG_CHECK_LINK_MAP 1
#define CONFIG_SPI_STM32 1
#define CONFIG_CLOCK_STM32_PLL_Q_DIVISOR 7
#define CONFIG_ATOMIC_OPERATIONS_BUILTIN 1
#define CONFIG_BT_MESH_ADV_BUF_COUNT 20
#define CONFIG_BT_MESH_PROXY_FILTER_SIZE 3
#define CONFIG_KERNEL_BIN_NAME "zephyr"
#define CONFIG_PRINTK 1
#define CONFIG_MULTITHREADING 1
#define CONFIG_BT_CONN_TX_MAX 7
#define CONFIG_BUILD_OUTPUT_BIN 1
#define CONFIG_I2C_1 1
#define CONFIG_TINYCRYPT_AES 1
#define CONFIG_ARCH "arm"
#define CONFIG_BT_SPI_MAX_CLK_FREQ 2000000
#define CONFIG_PINMUX_STM32 1
#define CONFIG_CONSOLE_INPUT_MAX_LINE_LEN 128
#define CONFIG_EXTI_STM32_EXTI18_IRQ_PRI 0
#define CONFIG_BT_MESH_FRIEND_RECV_WIN 255
#define CONFIG_BT_MESH_LABEL_COUNT 3
#define CONFIG_ARM 1
#define CONFIG_TINYCRYPT_SHA256 1
#define CONFIG_SERIAL_HAS_DRIVER 1
#define CONFIG_NUM_PIPE_ASYNC_MSGS 10
#define CONFIG_GPIO_STM32 1
#define CONFIG_PINMUX_NAME "PINMUX"
#define CONFIG_EXTI_STM32_EXTI15_10_IRQ_PRI 0
#define CONFIG_BT_HCI_RESERVE 1
#define CONFIG_SPI 1
#define CONFIG_CONSOLE_HAS_DRIVER 1
#define CONFIG_BT_RX_PRIO 8
#define CONFIG_BT_SPI_RESET_PIN 4
#define CONFIG_TIMESLICE_SIZE 0
#define CONFIG_BT_L2CAP_TX_BUF_COUNT 5
#define CONFIG_BT_MAX_CONN 1
#define CONFIG_SYS_POWER_LOW_POWER_STATE_SUPPORTED 1
#define CONFIG_STM32_ARM_MPU_ENABLE 1
#define CONFIG_ARCH_DEFCONFIG "arch/arm/defconfig"
#define CONFIG_GEN_IRQ_VECTOR_TABLE 1
#define CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC 84000000
#define CONFIG_BT_SPI_IRQ_DEV_NAME "GPIOB"
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10
#define CONFIG_HAS_STM32CUBE 1
#define CONFIG_UART_STM32 1
#define CONFIG_TEST_EXTRA_STACKSIZE 0
#define CONFIG_BT_SPI 1
#define CONFIG_BT_ACL_RX_COUNT 6
#define CONFIG_CLOCK_STM32_PLL_M_DIVISOR 16
#define CONFIG_SOC_FAMILY_STM32 1
#define CONFIG_I2C_INIT_PRIORITY 60
#define CONFIG_ISA_THUMB2 1
#define CONFIG_OUTPUT_DISASSEMBLY 1
#define CONFIG_LDREX_STREX_AVAILABLE 1
#define CONFIG_TINYCRYPT_AES_CMAC 1
#define CONFIG_SPI_INIT_PRIORITY 70
#define CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN 1
#define CONFIG_FLASH_HAS_PAGE_LAYOUT 1
#define CONFIG_CPU_CORTEX_M_HAS_PROGRAMMABLE_FAULT_PRIOS 1
#define CONFIG_GPIO_STM32_PORTB 1
#define CONFIG_TIMESLICING 1
#define CONFIG_TIMESLICE_PRIORITY 0
#define CONFIG_POLL 1
#define CONFIG_BT_MESH_MODEL_GROUP_COUNT 2
#define CONFIG_BT_MESH_FRIEND_SEG_RX 1
#define CONFIG_STACK_ALIGN_DOUBLE_WORD 1
#define CONFIG_BT_SPI_DEV_NAME "SPI_1"
#define CONFIG_COMPILER_OPT ""
#define CONFIG_ARCH_HAS_STACK_PROTECTION 1
#define CONFIG_CLOCK_STM32_PLL_SRC_HSE 1
#define CONFIG_FAULT_DUMP 2
#define CONFIG_KERNEL_ENTRY "__start"
#define CONFIG_COOP_ENABLED 1
#define CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI 0
#define CONFIG_BT_CONN 1
#define CONFIG_BT_MESH_RX_SDU_MAX 384
#define CONFIG_CLOCK_CONTROL 1
#define CONFIG_NET_BUF 1
#define CONFIG_DATA_ENDIANNESS_LITTLE 1
#define CONFIG_BT_MESH_PB_GATT 1
#define CONFIG_BT_L2CAP_RX_MTU 69
#define CONFIG_TOOLCHAIN_VARIANT ""
#define CONFIG_BT_HCI_CMD_COUNT 2
#define CONFIG_TINYCRYPT_SHA256_HMAC_PRNG 1
#define CONFIG_BT_MESH_FRIEND_SUB_LIST_SIZE 3
#define CONFIG_IDLE_STACK_SIZE 320
#define CONFIG_GEN_IRQ_START_VECTOR 0
#define CONFIG_BT_PERIPHERAL 1
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 2048
#define CONFIG_BT_TINYCRYPT_ECC 1
#define CONFIG_CPU_CORTEX_M 1
#define CONFIG_SPI_1_IRQ_PRI 5
#define CONFIG_CPU_CORTEX_M_HAS_BASEPRI 1
#define CONFIG_HAS_DTS_I2C 1
#define CONFIG_I2C 1
#define CONFIG_BOARD "96b_carbon"
#define CONFIG_PRIORITY_CEILING 0
#define CONFIG_OUTPUT_STAT 1
#define CONFIG_EXTI_STM32_EXTI3_IRQ_PRI 0
#define CONFIG_HAS_CMSIS 1
#define CONFIG_BT_MESH_MSG_CACHE_SIZE 10
#define CONFIG_CPU_HAS_MPU 1
#define CONFIG_SPI_STM32_INTERRUPT 1
#define CONFIG_SOC_FLASH_STM32_DEV_NAME "FLASH_STM32"
#define CONFIG_CONSOLE 1
#define CONFIG_BT_MESH_FRIEND_LPN_COUNT 2
#define CONFIG_FLASH 1
#define CONFIG_EXTI_STM32_EXTI4_IRQ_PRI 0
#define CONFIG_XIP 1
#define CONFIG_PINMUX 1
#define CONFIG_HEAP_MEM_POOL_SIZE 0
#define CONFIG_BT 1
#define CONFIG_BT_HCI_ACL_FLOW_CONTROL 1
#define CONFIG_BT_BROADCASTER 1
#define CONFIG_BT_MESH_TX_SEG_MSG_COUNT 1
#define CONFIG_CLOCK_STM32_HSE_CLOCK 16000000
#define CONFIG_ARMV7_M 1
#define CONFIG_BT_MESH_SUBNET_COUNT 2
#define CONFIG_BT_MESH_FRIEND 1
#define CONFIG_BT_ATT_TX_MAX 2
#define CONFIG_CLOCK_STM32_APB1_PRESCALER 2
#define CONFIG_ISR_STACK_SIZE 2048
#define CONFIG_CLOCK_CONTROL_STM32_CUBE 1
#define CONFIG_GPIO 1
#define CONFIG_I2C_STM32_V1 1
#define CONFIG_BT_HCI_VS_EXT 1
#define CONFIG_SYS_CLOCK_EXISTS 1
#define CONFIG_UART_STM32_PORT_1 1
#define CONFIG_EXTI_STM32_EXTI16_IRQ_PRI 0
#define CONFIG_BT_HCI_TX_PRIO 7
#define CONFIG_SOC_SERIES_STM32F4X 1
#define CONFIG_GPIO_STM32_PORTC 1
#define CONFIG_ARCH_HAS_THREAD_ABORT 1
#define CONFIG_SOC_STM32F401XE 1
#define CONFIG_HAS_DTS 1
#define CONFIG_EXTI_STM32_EXTI2_IRQ_PRI 0
#define CONFIG_ARCH_HAS_USERSPACE 1
#define CONFIG_SERIAL 1
#define CONFIG_BOOT_DELAY 0
#define CONFIG_APPLICATION_INIT_PRIORITY 90
#define CONFIG_BT_MESH_APP_KEY_COUNT 2
#define CONFIG_BT_MESH_PB_ADV 1
#define CONFIG_BT_MESH_PROV 1
#define CONFIG_CLOCK_STM32_APB2_PRESCALER 1
#define CONFIG_EXTI_STM32_EXTI22_IRQ_PRI 0
#define CONFIG_SOC_SERIES "stm32f4"
#define CONFIG_BOARD_96B_CARBON 1
#define CONFIG_PINMUX_INIT_PRIORITY 45
#define CONFIG_BT_L2CAP_TX_USER_DATA_SIZE 4
#define CONFIG_BT_ATT_PREPARE_COUNT 0
#define CONFIG_PINMUX_STM32_DEVICE_INITIALIZATION_PRIORITY 2
#define CONFIG_FLASH_PAGE_LAYOUT 1
#define CONFIG_BT_MESH_PROXY 1
#define CONFIG_OFFLOAD_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_SPI_1_DEFAULT_BAUD_RATE 500000
#define CONFIG_CLOCK_STM32_AHB_PRESCALER 1
#define CONFIG_BT_OBSERVER 1
#define CONFIG_UART_CONSOLE_INIT_PRIORITY 60
#define CONFIG_BT_HCI 1
#define CONFIG_SPI_1_NAME "SPI_1"
#define CONFIG_SOC_FLASH_STM32 1
#define CONFIG_EXTI_STM32_EXTI1_IRQ_PRI 0
#define CONFIG_BT_SPI_IRQ_PIN 1
#define CONFIG_ERRNO 1
#define CONFIG_BT_MESH_RX_SEG_MSG_COUNT 1
#define CONFIG_OFFLOAD_WORKQUEUE_PRIORITY -1
#define CONFIG_CLOCK_CONTROL_STM32_DEVICE_INIT_PRIORITY 1
#define CONFIG_NUM_IRQS 85
#define CONFIG_PREEMPT_ENABLED 1
#define CONFIG_EXTI_STM32_EXTI17_IRQ_PRI 0
#define CONFIG_BT_HCI_HOST 1
#define CONFIG_SYS_CLOCK_TICKS_PER_SEC 1000
#define CONFIG_ARM_CORE_MPU 1
#define CONFIG_ENTROPY_NAME "ENTROPY_0"
#define CONFIG_BT_RX_STACK_SIZE 2048
#define CONFIG_EXTI_STM32 1
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_SYSTEM_WORKQUEUE_PRIORITY -1
#define CONFIG_BT_L2CAP_TX_MTU 69
#define CONFIG_SPI_1 1
#define CONFIG_MAIN_STACK_SIZE 512
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50
#define CONFIG_TINYCRYPT 1
#define CONFIG_TINYCRYPT_ECC_DH 1
#define CONFIG_SERIAL_SUPPORT_INTERRUPT 1
#define CONFIG_BT_HOST_CRYPTO 1
#define CONFIG_BT_MESH 1
#define CONFIG_SYSTEM_CLOCK_INIT_PRIORITY 0
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_BT_DEVICE_APPEARANCE 0
#define CONFIG_ARCH_HAS_EXECUTABLE_PAGE_BIT 1
#define CONFIG_BT_MESH_NODE_ID_TIMEOUT 60
#define CONFIG_BT_MESH_RELAY 1
#define CONFIG_BT_MESH_MODEL_KEY_COUNT 1
#define CONFIG_CORTEX_M_SYSTICK 1
#define CONFIG_ENTROPY_GENERATOR 1
#define CONFIG_BT_MAX_PAIRED 0
#define CONFIG_CPU_HAS_SYSTICK 1
#define CONFIG_TINYCRYPT_SHA256_HMAC 1
#define CONFIG_CPU_HAS_FPU 1
#define CONFIG_BT_ATT_ENFORCE_FLOW 1
#define CONFIG_BT_SPI_RESET_DEV_NAME "GPIOB"
#define CONFIG_GEN_ISR_TABLES 1
#define CONFIG_ARM_MPU 1
#define CONFIG_BT_RX_BUF_LEN 77
#define CONFIG_TEXT_SECTION_OFFSET 0x0
#define CONFIG_BT_MESH_GATT_PROXY 1
#define CONFIG_CPU_CORTEX_M4 1
#define CONFIG_MAIN_THREAD_PRIORITY 0
#define CONFIG_GPIO_STM32_PORTD 1
#define CONFIG_BT_MESH_CRPL 10
#define CONFIG_GEN_SW_ISR_TABLE 1
#define CONFIG_BT_HCI_TX_STACK_SIZE 416
#define CONFIG_CROSS_COMPILE ""
#define CONFIG_BT_DEVICE_NAME "Zephyr"
#define CONFIG_SOC "stm32f401xe"
#define CONFIG_UART_CONSOLE 1
#define CONFIG_SOC_FAMILY "st_stm32"
#define CONFIG_HAS_FLASH_LOAD_OFFSET 1
#define CONFIG_THREAD_STACK_INFO 1
