{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@280:304@HdlStmProcess", "  reg offload0_enable_reg;\n  reg offload0_mem_reset_reg;\n  wire offload0_enabled_s;\n\n  // the software reset should reset all the registers\n  always @(posedge clk) begin\n    if (up_sw_resetn == 1'b0) begin\n      up_irq_mask <= 'h00;\n      offload0_enable_reg <= 1'b0;\n      offload0_mem_reset_reg <= 1'b0;\n    end else begin\n      if (up_wreq_s) begin\n        case (up_waddr_s)\n          8'h20: up_irq_mask <= up_wdata_s;\n          8'h40: offload0_enable_reg <= up_wdata_s[0];\n          8'h42: offload0_mem_reset_reg <= up_wdata_s[0];\n        endcase\n      end\n    end\n  end\n\n  always @(posedge clk) begin\n    if (rstn == 1'b0) begin\n      up_rack_ff <= 'd0;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[289, "      pulse_gen_period <= 'h00;\n"], [295, "          8'h48: pulse_gen_period <= up_wdata_s;\n"]]}}