Source Block: hdl/library/common/up_gt.v@332:342@HdlIdDef
  reg     [11:0]  up_drp_addr = 'd0;
  reg     [15:0]  up_drp_wdata = 'd0;
  reg     [15:0]  up_es_drp_rdata = 'd0;
  reg             up_es_drp_ready = 'd0;
  reg     [15:0]  up_drp_rdata_int = 'd0;
  reg             up_drp_ready_int = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;

Diff Content:
- 337   reg             up_drp_ready_int = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_drp_cntrl.v@99:109
  reg     [11:0]  drp_addr = 'd0;
  reg     [15:0]  drp_wdata = 'd0;
  reg             drp_ready_int = 'd0;
  reg     [15:0]  drp_rdata_int = 'd0;
  reg             drp_ack_t = 'd0;
  reg             up_drp_locked_m1 = 'd0;
  reg             up_drp_locked = 'd0;
  reg             up_drp_ack_t_m1 = 'd0;
  reg             up_drp_ack_t_m2 = 'd0;
  reg             up_drp_ack_t_m3 = 'd0;
  reg             up_drp_sel_t_d = 'd0;

Clone Blocks 2:
hdl/library/common/ad_gt_channel_1.v@182:192
  reg             rx_rst_done = 'd0;
  reg             tx_rst_done = 'd0;
  reg             up_drp_sel_int = 'd0;
  reg     [11:0]  up_drp_addr_int = 'd0;
  reg             up_drp_wr_int = 'd0;
  reg     [15:0]  up_drp_wdata_int = 'd0;
  reg     [15:0]  up_drp_rdata = 'd0;
  reg             up_drp_ready = 'd0;
  reg     [ 7:0]  up_drp_rxrate = 'd0;

  // internal signals

Clone Blocks 3:
hdl/library/common/up_drp_cntrl.v@98:108
  reg             drp_wr = 'd0;
  reg     [11:0]  drp_addr = 'd0;
  reg     [15:0]  drp_wdata = 'd0;
  reg             drp_ready_int = 'd0;
  reg     [15:0]  drp_rdata_int = 'd0;
  reg             drp_ack_t = 'd0;
  reg             up_drp_locked_m1 = 'd0;
  reg             up_drp_locked = 'd0;
  reg             up_drp_ack_t_m1 = 'd0;
  reg             up_drp_ack_t_m2 = 'd0;
  reg             up_drp_ack_t_m3 = 'd0;

Clone Blocks 4:
hdl/library/common/up_gt.v@331:341
  reg             up_drp_wr = 'd0;
  reg     [11:0]  up_drp_addr = 'd0;
  reg     [15:0]  up_drp_wdata = 'd0;
  reg     [15:0]  up_es_drp_rdata = 'd0;
  reg             up_es_drp_ready = 'd0;
  reg     [15:0]  up_drp_rdata_int = 'd0;
  reg             up_drp_ready_int = 'd0;

  // internal signals

  wire            up_wreq_s;

