

================================================================
== Vivado HLS Report for 'word_width'
================================================================
* Date:           Fri Apr  9 06:29:35 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_labA_7-3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.669 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|       12| 35.000 ns | 60.000 ns |    7|   12|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |        5|        5|         4|          1|          1|     3|    yes   |
        |- LOAD    |       10|       10|         5|          3|          1|     3|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    108|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    209|    -|
|Register         |        0|      -|     211|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     211|    381|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |x_V_U  |word_width_x_V  |        1|  0|   0|    0|     3|   24|     1|           72|
    +-------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                |        1|  0|   0|    0|     3|   24|     1|           72|
    +-------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_1_fu_293_p2     |     +    |      0|  0|  13|           4|           2|
    |add_ln17_2_fu_313_p2     |     +    |      0|  0|  13|           4|           2|
    |add_ln17_3_fu_272_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln17_4_fu_344_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln17_fu_283_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln68_1_fu_261_p2     |     +    |      0|  0|   8|           8|           8|
    |add_ln68_fu_257_p2       |     +    |      0|  0|   8|           8|           8|
    |idx_fu_222_p2            |     +    |      0|  0|  10|           2|           1|
    |icmp_ln17_fu_266_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln22_fu_216_p2      |   icmp   |      0|  0|   8|           2|           2|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 108|          44|          35|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_i_0_0_phi_fu_204_p4        |   9|          2|    4|          8|
    |ap_phi_mux_indvars_iv4_phi_fu_180_p4  |   9|          2|    2|          4|
    |i_0_0_reg_200                         |   9|          2|    4|          8|
    |idx_0_reg_165                         |   9|          2|    2|          4|
    |indvars_iv2_reg_188                   |   9|          2|    2|          4|
    |indvars_iv4_reg_176                   |   9|          2|    2|          4|
    |x_V_address0                          |  27|          5|    2|         10|
    |x_V_d0                                |  21|          4|   24|         96|
    |x_V_we0                               |  21|          4|    3|         12|
    |x_in_V_address0                       |  21|          4|    4|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 209|         42|   53|        179|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln17_1_reg_417               |   4|   0|    4|          0|
    |add_ln17_2_reg_432               |   4|   0|    4|          0|
    |add_ln17_3_reg_397               |   2|   0|    2|          0|
    |add_ln17_reg_407                 |   4|   0|    4|          0|
    |add_ln68_1_reg_388               |   8|   0|    8|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |i_0_0_reg_200                    |   4|   0|    4|          0|
    |icmp_ln17_reg_393                |   1|   0|    1|          0|
    |icmp_ln17_reg_393_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln22_reg_354                |   1|   0|    1|          0|
    |idx_0_reg_165                    |   2|   0|    2|          0|
    |indvars_iv2_reg_188              |   2|   0|    2|          0|
    |indvars_iv4_reg_176              |   2|   0|    2|          0|
    |reg_212                          |   8|   0|    8|          0|
    |tmp_8_reg_378                    |   8|   0|    8|          0|
    |tmp_9_reg_383                    |   8|   0|    8|          0|
    |trunc_ln215_reg_373              |   8|   0|    8|          0|
    |x_V_addr_reg_422                 |   2|   0|    2|          0|
    |zext_ln24_reg_363                |   2|   0|   64|         62|
    |icmp_ln22_reg_354                |  64|  32|    1|          0|
    |zext_ln24_reg_363                |  64|  32|   64|         62|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 211|  64|  210|        124|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  word_width  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  word_width  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  word_width  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  word_width  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  word_width  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  word_width  | return value |
|x_in_V_address0  | out |    4|  ap_memory |    x_in_V    |     array    |
|x_in_V_ce0       | out |    1|  ap_memory |    x_in_V    |     array    |
|x_in_V_q0        |  in |    8|  ap_memory |    x_in_V    |     array    |
|y_V_address0     | out |    2|  ap_memory |      y_V     |     array    |
|y_V_ce0          | out |    1|  ap_memory |      y_V     |     array    |
|y_V_we0          | out |    1|  ap_memory |      y_V     |     array    |
|y_V_d0           | out |    8|  ap_memory |      y_V     |     array    |
|load             |  in |    1|   ap_none  |     load     |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

