
module blk_mem_gen_0(clka,ena,wea,addra,dina,clkb,enb,addrb,doutb);

  input  clka;
  input  ena;
  input  wea;
  input  [16:0] addra;
  input  [15:0] dina;
  input  clkb;
  input  enb;
  input  [16:0] addrb;
  output [15:0] doutb;


endmodule

