{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 18:22:15 2012 " "Info: Processing started: Mon May 21 18:22:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_target_buffer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file branch_target_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_target_buffer " "Info (12023): Found entity 1: branch_target_buffer" {  } { { "branch_target_buffer.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/branch_target_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mips_cpu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file test_mips_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mips_cpu " "Info (12023): Found entity 1: test_mips_cpu" {  } { { "test_mips_cpu.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/test_mips_cpu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Info (12023): Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/sdram_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info (12023): Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info (12023): Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_mem_wb.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pipe_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_mem_wb " "Info (12023): Found entity 1: pipe_mem_wb" {  } { { "pipe_mem_wb.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/pipe_mem_wb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_if_dec.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pipe_if_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_if_dec " "Info (12023): Found entity 1: pipe_if_dec" {  } { { "pipe_if_dec.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/pipe_if_dec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_ex_mem.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pipe_ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_ex_mem " "Info (12023): Found entity 1: pipe_ex_mem" {  } { { "pipe_ex_mem.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/pipe_ex_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_dec_ex.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file pipe_dec_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_dec_ex " "Info (12023): Found entity 1: pipe_dec_ex" {  } { { "pipe_dec_ex.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/pipe_dec_ex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mt48lc4m16a2.v(963) " "Warning (10273): Verilog HDL warning at mt48lc4m16a2.v(963): extended using \"x\" or \"z\"" {  } { { "mt48lc4m16a2.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/mt48lc4m16a2.v" 963 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mt48lc4m16a2.v(966) " "Warning (10273): Verilog HDL warning at mt48lc4m16a2.v(966): extended using \"x\" or \"z\"" {  } { { "mt48lc4m16a2.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/mt48lc4m16a2.v" 966 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mt48lc4m16a2.v(187) " "Warning (10268): Verilog HDL information at mt48lc4m16a2.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "mt48lc4m16a2.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/mt48lc4m16a2.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mt48lc4m16a2.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mt48lc4m16a2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mt48lc4m16a2 " "Info (12023): Found entity 1: mt48lc4m16a2" {  } { { "mt48lc4m16a2.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/mt48lc4m16a2.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mips_cpu.v(515) " "Warning (10275): Verilog HDL Module Instantiation warning at mips_cpu.v(515): ignored dangling comma in List of Port Connections" {  } { { "mips_cpu.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/mips_cpu.v" 515 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mips_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Info (12023): Found entity 1: mips_cpu" {  } { { "mips_cpu.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/mips_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Info (12023): Found entity 1: memory_arbiter" {  } { { "memory_arbiter.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/memory_arbiter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_cache.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file i_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Info (12023): Found entity 1: i_cache" {  } { { "i_cache.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/i_cache.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Info (12023): Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/hazard_detection_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Info (12023): Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/forwarding_unit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashreader.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file flashreader.v" { { "Info" "ISGN_ENTITY_NAME" "1 flashreader " "Info (12023): Found entity 1: flashreader" {  } { { "flashreader.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/flashreader.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Info (12023): Found entity 1: fetch_unit" {  } { { "fetch_unit.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/fetch_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_cache.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_cache " "Info (12023): Found entity 1: d_cache" {  } { { "d_cache.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/d_cache.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Info (12023): Found entity 1: SevenSegmentDisplayDecoder" {  } { { "DisplayDecoder.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/DisplayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentPFD " "Info (12023): Found entity 2: SevenSegmentPFD" {  } { { "DisplayDecoder.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/DisplayDecoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info (12023): Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/decoder.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info (12023): Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting an operand branch_predictor.v(246) " "Error (10170): Verilog HDL syntax error at branch_predictor.v(246) near text \"begin\";  expecting an operand" {  } { { "branch_predictor.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/branch_predictor.v" 246 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "branch_predictor branch_predictor.v(1) " "Error (10112): Ignored design unit \"branch_predictor\" at branch_predictor.v(1) due to previous errors" {  } { { "branch_predictor.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/branch_predictor.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file branch_predictor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache_mux.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file icache_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 icache_mux " "Info (12023): Found entity 1: icache_mux" {  } { { "icache_mux.v" "" { Text "C:/Users/Eli/Documents/ucsd/148/src/icache_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eli/Documents/ucsd/148/src/mips_cpu.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/Eli/Documents/ucsd/148/src/mips_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Error: Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 21 18:22:19 2012 " "Error: Processing ended: Mon May 21 18:22:19 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
