// Seed: 781645758
module module_0 (
    input  tri1 id_0,
    input  wand id_1,
    output tri0 id_2
);
  wire id_4;
  assign module_1.id_2 = 0;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4
);
  wire id_6;
  assign id_6 = 1;
  integer id_7 (id_0);
  id_8 :
  assert property (@(posedge 1) 1'b0)
  else;
  wor  id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_8 = id_9;
  initial id_9 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2
  );
  wire id_13;
endmodule
