// Seed: 1607431121
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wire id_5;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  tri0  id_2
);
  logic id_4;
  always @(-1'h0 or posedge id_0) id_1 = "";
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_0  = 32'd69,
    parameter id_10 = 32'd28
) (
    input tri _id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wire id_7,
    output wand id_8
);
  logic [1 : -1] _id_10;
  ;
  wire id_11;
  wire [id_10 : id_0  ==  -1] id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_11
  );
  wire id_13;
endmodule
