{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 08:45:44 2024 " "Info: Processing started: Thu Jun 27 08:45:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multi_cycle -c multi_cycle --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multi_cycle -c multi_cycle --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[2\] " "Info: Assuming node \"KEY\[2\]\" is an undefined clock" {  } { { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[2\] register Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[3\] memory Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg0 117.4 MHz 8.518 ns Internal " "Info: Clock \"KEY\[2\]\" has Internal fmax of 117.4 MHz between source register \"Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[3\]\" and destination memory \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg0\" (period= 8.518 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.320 ns + Longest register memory " "Info: + Longest register to memory delay is 8.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[3\] 1 REG LCFF_X30_Y14_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y14_N23; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.150 ns) 1.216 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[3\]~39 2 COMB LCCOMB_X34_Y18_N10 346 " "Info: 2: + IC(1.066 ns) + CELL(0.150 ns) = 1.216 ns; Loc. = LCCOMB_X34_Y18_N10; Fanout = 346; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[3\]~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[3]~39 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.150 ns) 2.513 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2940 3 COMB LCCOMB_X35_Y24_N20 1 " "Info: 3: + IC(1.147 ns) + CELL(0.150 ns) = 2.513 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2940'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[3]~39 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2940 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.150 ns) 4.034 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2941 4 COMB LCCOMB_X36_Y13_N6 1 " "Info: 4: + IC(1.371 ns) + CELL(0.150 ns) = 4.034 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2941'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2940 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2941 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.150 ns) 5.478 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2949 5 COMB LCCOMB_X33_Y20_N0 1 " "Info: 5: + IC(1.294 ns) + CELL(0.150 ns) = 5.478 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2949'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2941 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2949 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 5.894 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2960 6 COMB LCCOMB_X33_Y20_N26 1 " "Info: 6: + IC(0.266 ns) + CELL(0.150 ns) = 5.894 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2960'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2949 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2960 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.150 ns) 7.076 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2971 7 COMB LCCOMB_X29_Y16_N20 3 " "Info: 7: + IC(1.032 ns) + CELL(0.150 ns) = 7.076 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 3; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2971'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2960 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2971 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.142 ns) 8.320 ns Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg0 8 MEM M4K_X26_Y15 26 " "Info: 8: + IC(1.102 ns) + CELL(0.142 ns) = 8.320 ns; Loc. = M4K_X26_Y15; Fanout = 26; MEM Node = 'Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2971 Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fcl1.tdf" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/db/altsyncram_fcl1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.042 ns ( 12.52 % ) " "Info: Total cell delay = 1.042 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.278 ns ( 87.48 % ) " "Info: Total interconnect delay = 7.278 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.320 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[3]~39 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2940 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2941 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2949 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2960 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2971 Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.320 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[3]~39 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2940 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2941 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2949 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2960 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2971 {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 1.066ns 1.147ns 1.371ns 1.294ns 0.266ns 1.032ns 1.102ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.087 ns - Smallest " "Info: - Smallest clock skew is 0.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 2.706 ns + Shortest memory " "Info: + Shortest clock path from clock \"KEY\[2\]\" to destination memory is 2.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns KEY\[2\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'KEY\[2\]~clk_delay_ctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { KEY[2] KEY[2]~clk_delay_ctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns KEY\[2\]~clkctrl 3 COMB CLKCTRL_G5 2005 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 2005; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[2]~clk_delay_ctrl KEY[2]~clkctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.689 ns) 2.706 ns Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg0 4 MEM M4K_X26_Y15 26 " "Info: 4: + IC(0.975 ns) + CELL(0.689 ns) = 2.706 ns; Loc. = M4K_X26_Y15; Fanout = 26; MEM Node = 'Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_fcl1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fcl1.tdf" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/db/altsyncram_fcl1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 62.31 % ) " "Info: Total cell delay = 1.686 ns ( 62.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 37.69 % ) " "Info: Total interconnect delay = 1.020 ns ( 37.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.045ns 0.000ns 0.975ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 2.619 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[2\]\" to source register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns KEY\[2\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'KEY\[2\]~clk_delay_ctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { KEY[2] KEY[2]~clk_delay_ctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns KEY\[2\]~clkctrl 3 COMB CLKCTRL_G5 2005 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 2005; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[2]~clk_delay_ctrl KEY[2]~clkctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.619 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[3\] 4 REG LCFF_X30_Y14_N23 3 " "Info: 4: + IC(1.040 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X30_Y14_N23; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.57 % ) " "Info: Total cell delay = 1.534 ns ( 58.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.085 ns ( 41.43 % ) " "Info: Total interconnect delay = 1.085 ns ( 41.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.040ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.045ns 0.000ns 0.975ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.040ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_fcl1.tdf" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/db/altsyncram_fcl1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.320 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[3]~39 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2940 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2941 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2949 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2960 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2971 Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.320 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[3]~39 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2940 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2941 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2949 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2960 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2971 {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 1.066ns 1.147ns 1.371ns 1.294ns 0.266ns 1.032ns 1.102ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|altsyncram:Regfile_rtl_0|altsyncram_fcl1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.045ns 0.000ns 0.975ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.689ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[3] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.040ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[13\] SW\[15\] KEY\[2\] 12.137 ns register " "Info: tsu for register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[13\]\" (data pin = \"SW\[15\]\", clock pin = \"KEY\[2\]\") is 12.137 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.798 ns + Longest pin register " "Info: + Longest pin to register delay is 14.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 8; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.095 ns) + CELL(0.393 ns) 7.320 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[4\]~32 2 COMB LCCOMB_X33_Y19_N28 245 " "Info: 2: + IC(6.095 ns) + CELL(0.393 ns) = 7.320 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 245; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[4\]~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.437 ns) 8.524 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2608 3 COMB LCCOMB_X31_Y19_N8 1 " "Info: 3: + IC(0.767 ns) + CELL(0.437 ns) = 8.524 ns; Loc. = LCCOMB_X31_Y19_N8; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2608'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2608 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.150 ns) 9.974 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2609 4 COMB LCCOMB_X35_Y14_N6 1 " "Info: 4: + IC(1.300 ns) + CELL(0.150 ns) = 9.974 ns; Loc. = LCCOMB_X35_Y14_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2609'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2608 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2609 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.150 ns) 11.443 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2610 5 COMB LCCOMB_X32_Y22_N12 1 " "Info: 5: + IC(1.319 ns) + CELL(0.150 ns) = 11.443 ns; Loc. = LCCOMB_X32_Y22_N12; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2610'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2609 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2610 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.150 ns) 12.350 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2613 6 COMB LCCOMB_X32_Y21_N2 1 " "Info: 6: + IC(0.757 ns) + CELL(0.150 ns) = 12.350 ns; Loc. = LCCOMB_X32_Y21_N2; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2613'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2610 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2613 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 12.741 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2624 7 COMB LCCOMB_X32_Y21_N24 1 " "Info: 7: + IC(0.241 ns) + CELL(0.150 ns) = 12.741 ns; Loc. = LCCOMB_X32_Y21_N24; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2624'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2613 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2624 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.150 ns) 14.164 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2635 8 COMB LCCOMB_X24_Y18_N4 2 " "Info: 8: + IC(1.273 ns) + CELL(0.150 ns) = 14.164 ns; Loc. = LCCOMB_X24_Y18_N4; Fanout = 2; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2635'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2624 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2635 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.366 ns) 14.798 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[13\] 9 REG LCFF_X24_Y18_N25 1 " "Info: 9: + IC(0.268 ns) + CELL(0.366 ns) = 14.798 ns; Loc. = LCFF_X24_Y18_N25; Fanout = 1; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2635 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 18.77 % ) " "Info: Total cell delay = 2.778 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.020 ns ( 81.23 % ) " "Info: Total interconnect delay = 12.020 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.798 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2608 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2609 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2610 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2613 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2624 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2635 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.798 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2608 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2609 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2610 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2613 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2624 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2635 {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] {} } { 0.000ns 0.000ns 6.095ns 0.767ns 1.300ns 1.319ns 0.757ns 0.241ns 1.273ns 0.268ns } { 0.000ns 0.832ns 0.393ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 196 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 2.625 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[2\]\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns KEY\[2\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'KEY\[2\]~clk_delay_ctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { KEY[2] KEY[2]~clk_delay_ctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns KEY\[2\]~clkctrl 3 COMB CLKCTRL_G5 2005 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 2005; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[2]~clk_delay_ctrl KEY[2]~clkctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.625 ns Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[13\] 4 REG LCFF_X24_Y18_N25 1 " "Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X24_Y18_N25; Fanout = 1; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.44 % ) " "Info: Total cell delay = 1.534 ns ( 58.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 41.56 % ) " "Info: Total interconnect delay = 1.091 ns ( 41.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.046ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.798 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2608 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2609 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2610 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2613 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2624 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2635 Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.798 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[4]~32 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2608 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2609 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2610 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2613 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2624 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2635 {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] {} } { 0.000ns 0.000ns 6.095ns 0.767ns 1.300ns 1.319ns 0.757ns 0.241ns 1.273ns 0.268ns } { 0.000ns 0.832ns 0.393ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|holding_reg:comp5|output_data[13] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.046ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[2\] HEX2\[0\] Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[1\] 17.110 ns register " "Info: tco from clock \"KEY\[2\]\" to destination pin \"HEX2\[0\]\" through register \"Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[1\]\" is 17.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 2.582 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[2\]\" to source register is 2.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns KEY\[2\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'KEY\[2\]~clk_delay_ctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { KEY[2] KEY[2]~clk_delay_ctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns KEY\[2\]~clkctrl 3 COMB CLKCTRL_G5 2005 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 2005; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[2]~clk_delay_ctrl KEY[2]~clkctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.582 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[1\] 4 REG LCFF_X33_Y19_N5 3 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 2.582 ns; Loc. = LCFF_X33_Y19_N5; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 59.41 % ) " "Info: Total cell delay = 1.534 ns ( 59.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 40.59 % ) " "Info: Total interconnect delay = 1.048 ns ( 40.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.003ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.278 ns + Longest register pin " "Info: + Longest register to pin delay is 14.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[1\] 1 REG LCFF_X33_Y19_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N5; Fanout = 3; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.271 ns) 0.594 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[1\]~37 2 COMB LCCOMB_X33_Y19_N6 346 " "Info: 2: + IC(0.323 ns) + CELL(0.271 ns) = 0.594 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 346; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[1\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.413 ns) 2.315 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2362 3 COMB LCCOMB_X42_Y19_N6 1 " "Info: 3: + IC(1.308 ns) + CELL(0.413 ns) = 2.315 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2362'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.438 ns) 3.453 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2363 4 COMB LCCOMB_X38_Y19_N28 1 " "Info: 4: + IC(0.700 ns) + CELL(0.438 ns) = 3.453 ns; Loc. = LCCOMB_X38_Y19_N28; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2363'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.150 ns) 5.032 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2371 5 COMB LCCOMB_X29_Y21_N22 1 " "Info: 5: + IC(1.429 ns) + CELL(0.150 ns) = 5.032 ns; Loc. = LCCOMB_X29_Y21_N22; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2371'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.150 ns) 6.155 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2372 6 COMB LCCOMB_X29_Y17_N22 1 " "Info: 6: + IC(0.973 ns) + CELL(0.150 ns) = 6.155 ns; Loc. = LCCOMB_X29_Y17_N22; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2372'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 6.827 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2383 7 COMB LCCOMB_X29_Y17_N30 9 " "Info: 7: + IC(0.253 ns) + CELL(0.419 ns) = 6.827 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 9; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2383'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.389 ns) 7.945 ns hex_ssd:C2\|WideOr0~0 8 COMB LCCOMB_X30_Y17_N8 1 " "Info: 8: + IC(0.729 ns) + CELL(0.389 ns) = 7.945 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 1; COMB Node = 'hex_ssd:C2\|WideOr0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 hex_ssd:C2|WideOr0~0 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.681 ns) + CELL(2.652 ns) 14.278 ns HEX2\[0\] 9 PIN PIN_AB23 0 " "Info: 9: + IC(3.681 ns) + CELL(2.652 ns) = 14.278 ns; Loc. = PIN_AB23; Fanout = 0; PIN Node = 'HEX2\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { hex_ssd:C2|WideOr0~0 HEX2[0] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.882 ns ( 34.19 % ) " "Info: Total cell delay = 4.882 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.396 ns ( 65.81 % ) " "Info: Total interconnect delay = 9.396 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.278 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 hex_ssd:C2|WideOr0~0 HEX2[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.278 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 {} hex_ssd:C2|WideOr0~0 {} HEX2[0] {} } { 0.000ns 0.323ns 1.308ns 0.700ns 1.429ns 0.973ns 0.253ns 0.729ns 3.681ns } { 0.000ns 0.271ns 0.413ns 0.438ns 0.150ns 0.150ns 0.419ns 0.389ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.582 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.003ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.278 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 hex_ssd:C2|WideOr0~0 HEX2[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.278 ns" { Datapath_Multi_cycle_Processor:DUT|Program_Counter:comp1|PC_out[1] {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 {} hex_ssd:C2|WideOr0~0 {} HEX2[0] {} } { 0.000ns 0.323ns 1.308ns 0.700ns 1.429ns 0.973ns 0.253ns 0.729ns 3.681ns } { 0.000ns 0.271ns 0.413ns 0.438ns 0.150ns 0.150ns 0.419ns 0.389ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] HEX2\[0\] 21.007 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"HEX2\[0\]\" is 21.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 8; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.098 ns) + CELL(0.393 ns) 7.323 ns Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[1\]~37 2 COMB LCCOMB_X33_Y19_N6 346 " "Info: 2: + IC(6.098 ns) + CELL(0.393 ns) = 7.323 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 346; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\|mux_out\[1\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.491 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.413 ns) 9.044 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2362 3 COMB LCCOMB_X42_Y19_N6 1 " "Info: 3: + IC(1.308 ns) + CELL(0.413 ns) = 9.044 ns; Loc. = LCCOMB_X42_Y19_N6; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2362'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.438 ns) 10.182 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2363 4 COMB LCCOMB_X38_Y19_N28 1 " "Info: 4: + IC(0.700 ns) + CELL(0.438 ns) = 10.182 ns; Loc. = LCCOMB_X38_Y19_N28; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2363'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.150 ns) 11.761 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2371 5 COMB LCCOMB_X29_Y21_N22 1 " "Info: 5: + IC(1.429 ns) + CELL(0.150 ns) = 11.761 ns; Loc. = LCCOMB_X29_Y21_N22; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2371'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.150 ns) 12.884 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2372 6 COMB LCCOMB_X29_Y17_N22 1 " "Info: 6: + IC(0.973 ns) + CELL(0.150 ns) = 12.884 ns; Loc. = LCCOMB_X29_Y17_N22; Fanout = 1; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2372'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 13.556 ns Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2383 7 COMB LCCOMB_X29_Y17_N30 9 " "Info: 7: + IC(0.253 ns) + CELL(0.419 ns) = 13.556 ns; Loc. = LCCOMB_X29_Y17_N30; Fanout = 9; COMB Node = 'Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2383'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.389 ns) 14.674 ns hex_ssd:C2\|WideOr0~0 8 COMB LCCOMB_X30_Y17_N8 1 " "Info: 8: + IC(0.729 ns) + CELL(0.389 ns) = 14.674 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 1; COMB Node = 'hex_ssd:C2\|WideOr0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 hex_ssd:C2|WideOr0~0 } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.681 ns) + CELL(2.652 ns) 21.007 ns HEX2\[0\] 9 PIN PIN_AB23 0 " "Info: 9: + IC(3.681 ns) + CELL(2.652 ns) = 21.007 ns; Loc. = PIN_AB23; Fanout = 0; PIN Node = 'HEX2\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.333 ns" { hex_ssd:C2|WideOr0~0 HEX2[0] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.836 ns ( 27.78 % ) " "Info: Total cell delay = 5.836 ns ( 27.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.171 ns ( 72.22 % ) " "Info: Total interconnect delay = 15.171 ns ( 72.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.007 ns" { SW[15] Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 hex_ssd:C2|WideOr0~0 HEX2[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.007 ns" { SW[15] {} SW[15]~combout {} Datapath_Multi_cycle_Processor:DUT|Mux_32_bit:comp2|mux_out[1]~37 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2362 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2363 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2371 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2372 {} Datapath_Multi_cycle_Processor:DUT|Data_Memory:comp3|DMemory~2383 {} hex_ssd:C2|WideOr0~0 {} HEX2[0] {} } { 0.000ns 0.000ns 6.098ns 1.308ns 0.700ns 1.429ns 0.973ns 0.253ns 0.729ns 3.681ns } { 0.000ns 0.832ns 0.393ns 0.413ns 0.438ns 0.150ns 0.150ns 0.419ns 0.389ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile_0_bypass\[0\] SW\[10\] KEY\[2\] 0.471 ns register " "Info: th for register \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile_0_bypass\[0\]\" (data pin = \"SW\[10\]\", clock pin = \"KEY\[2\]\") is 0.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 2.621 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[2\]\" to destination register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.155 ns) 1.042 ns KEY\[2\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G5 1 " "Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'KEY\[2\]~clk_delay_ctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { KEY[2] KEY[2]~clk_delay_ctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.042 ns KEY\[2\]~clkctrl 3 COMB CLKCTRL_G5 2005 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 2005; COMB Node = 'KEY\[2\]~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[2]~clk_delay_ctrl KEY[2]~clkctrl } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.621 ns Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile_0_bypass\[0\] 4 REG LCFF_X24_Y16_N25 2 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X24_Y16_N25; Fanout = 2; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile_0_bypass\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.53 % ) " "Info: Total cell delay = 1.534 ns ( 58.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 41.47 % ) " "Info: Total interconnect delay = 1.087 ns ( 41.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.042ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.416 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 PIN PIN_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 4; PIN Node = 'SW\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "multi_cycle.v" "" { Text "C:/Users/NguyenTienLuan/Desktop/multi cycle microprocessor/multi_cycle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.366 ns) 2.416 ns Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile_0_bypass\[0\] 2 REG LCFF_X24_Y16_N25 2 " "Info: 2: + IC(1.051 ns) + CELL(0.366 ns) = 2.416 ns; Loc. = LCFF_X24_Y16_N25; Fanout = 2; REG Node = 'Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile_0_bypass\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { SW[10] Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 56.50 % ) " "Info: Total cell delay = 1.365 ns ( 56.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 43.50 % ) " "Info: Total interconnect delay = 1.051 ns ( 43.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { SW[10] Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { SW[10] {} SW[10]~combout {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] {} } { 0.000ns 0.000ns 1.051ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { KEY[2] KEY[2]~clk_delay_ctrl KEY[2]~clkctrl Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { KEY[2] {} KEY[2]~combout {} KEY[2]~clk_delay_ctrl {} KEY[2]~clkctrl {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] {} } { 0.000ns 0.000ns 0.045ns 0.000ns 1.042ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { SW[10] Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.416 ns" { SW[10] {} SW[10]~combout {} Datapath_Multi_cycle_Processor:DUT|Register_File:comp7|Regfile_0_bypass[0] {} } { 0.000ns 0.000ns 1.051ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 08:45:45 2024 " "Info: Processing ended: Thu Jun 27 08:45:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
