var g_data = {"18":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U/abv_timer_module","l":"Verilog","sn":144,"ln":61,"du":{"n":"work.abv_timer","s":13,"b":1},"bc":[{"n":"top","s":14,"b":1},{"n":"HDL_DUT_U","s":16,"b":1},{"n":"abv_timer_module","s":18,"z":1}],"loc":{"cp":58.11,"data":{"d":[12,7,1],"a":[19,11,1]}}},"16":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U","l":"VHDL","sn":144,"ln":42,"du":{"n":"work.timer(rtl)","s":12,"b":0},"bc":[{"n":"top","s":14,"b":1},{"n":"HDL_DUT_U","s":16,"z":1}],"children":[{"n":"abv_timer_module","id":18,"zf":1,"tc":58.11,"d":58.33,"a":57.89}],"rec":{"cp":58.11,"data":{"d":[12,7],"a":[19,11]}}},"14":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":144,"ln":0,"du":{"n":"work.top","s":10,"b":0},"bc":[{"n":"top","s":14,"z":1}],"children":[{"n":"HDL_DUT_U","id":16,"zf":1,"tc":58.11,"d":58.33,"a":57.89}],"rec":{"cp":58.11,"data":{"d":[12,7],"a":[19,11]}}},"21":{"st":"inst","pa":0,"n":"/sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":0,"du":{"n":"work.sv_timer_t_agent_pkg","s":5,"b":1},"bc":[{"n":"sv_timer_t_agent_pkg","s":21,"z":1}],"loc":{"cp":48.22,"data":{"gb":[173,37,1],"cvpc":[12,1],"g":[1,48.22,1]}}},"13":{"st":"du","pa":0,"n":"work.abv_timer","l":"Verilog","sn":146,"ln":5,"one_inst":18,"loc":{"cp":58.11,"data":{"d":[12,7,1],"a":[19,11,1]}}},"5":{"st":"du","pa":0,"n":"work.sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":1,"one_inst":21,"loc":{"cp":48.22,"data":{"gb":[173,37,1],"cvpc":[12,1],"g":[1,48.22,1]}}}};
processSummaryData(g_data);