INFO:sim:172 - Generating IP...
Resolving generics for 'VRAM'...
Applying external generics to 'VRAM'...
Delivering associated files for 'VRAM'...
Delivering EJava files for 'VRAM'...
Generating implementation netlist for 'VRAM'...
INFO:sim - Pre-processing HDL files for 'VRAM'...
Running synthesis for 'VRAM'
Running ngcbuild...
Writing VHO instantiation template for 'VRAM'...
Writing VHDL behavioral simulation model for 'VRAM'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'VRAM'...
Generating metadata file...
Generating ISE project...
XCO file found: VRAM.xco
XMDF file found: VRAM_xmdf.tcl
Adding C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/VRAM.asy -view all
-origin_type imported
Adding C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/VRAM.ngc -view all
-origin_type created
Checking file "C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/VRAM.ngc" for
project device match ...
File "C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/VRAM.ngc" device
information matches project device.
Adding C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/VRAM.sym -view all
-origin_type imported
Adding C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/VRAM.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/VRAM.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/VRAM.vho -view all
-origin_type imported
Adding
C:/My_Designs/LissajousAug18/ipcore_dir/tmp/_cg/blk_mem_gen_v6_3_readme.txt
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/VRAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'VRAM'.
