
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 5000
Simulation Instructions: 20000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/cs/calculix_2655B.trace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 1024
CSPT Entries: 128
RR_ENTRIES: 32
RST_ENTRIES: 8
L1D has LRU replacement policy
IP_Table L2 entries: 1024
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC

Warmup complete CPU 0 instructions: 5004 cycles: 1332 (Simulation time: 0 hr 0 min 0 sec) 

Finished CPU 0 instructions: 20000 cycles: 23045 cumulative IPC: 0.867867 (Simulation time: 0 hr 0 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.867867 instructions: 20000 cycles: 23045
ITLB TOTAL     ACCESS:       2534  HIT:       2534  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:       2534  HIT:       2534  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:       3765	FORWARD:          0	MERGED:       1231	TO_CACHE:       2534

DTLB TOTAL     ACCESS:       3019  HIT:       3015  MISS:          4  HIT %:    99.8675  MISS %:   0.132494   MPKI: 0.2
DTLB LOAD TRANSLATION ACCESS:       3019  HIT:       3015  MISS:          4  HIT %:    99.8675  MISS %:   0.132494   MPKI: 0.2
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 120 cycles
DTLB RQ	ACCESS:       3838	FORWARD:          0	MERGED:        819	TO_CACHE:       3019

STLB TOTAL     ACCESS:        452  HIT:        448  MISS:          4  HIT %:     99.115  MISS %:   0.884956   MPKI: 0.2
STLB LOAD TRANSLATION ACCESS:          4  HIT:          0  MISS:          4  HIT %:          0  MISS %:        100   MPKI: 0.2
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:        448  HIT:        448  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 111 cycles
STLB RQ	ACCESS:       1278	FORWARD:          0	MERGED:        826	TO_CACHE:        452

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:       5005  HIT:       4759  MISS:        246  HIT %:    95.0849  MISS %:    4.91508   MPKI: 12.3
L1D LOAD      ACCESS:       3532  HIT:       3482  MISS:         50  HIT %:    98.5844  MISS %:    1.41563   MPKI: 2.5
L1D RFO       ACCESS:        210  HIT:        210  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D PREFETCH  ACCESS:       1263  HIT:       1067  MISS:        196  HIT %:    84.4814  MISS %:    15.5186   MPKI: 9.8
AGUS PREFETCH L1 MISS: 0
L1D PREFETCH  REQUESTED:       2595  ISSUED:       2548  USEFUL:        193  USELESS:          0
L1D USEFUL LOAD PREFETCHES:        193 PREFETCH ISSUED TO LOWER LEVEL:        200  ACCURACY: 96.5
L1D TIMELY PREFETCHES:        193 LATE PREFETCHES: 4 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 200 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 369.98 cycles
L1D RQ	ACCESS:       3932	FORWARD:          0	MERGED:        302	TO_CACHE:       3628
L1D WQ	ACCESS:        210	FORWARD:          2	MERGED:          0	TO_CACHE:        210
L1D PQ	ACCESS:       1274	FORWARD:          0	MERGED:          0	TO_CACHE:       1274

L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 1622
L1D ROI Sum of L1D PQ occupancy: 17517
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:       3765  HIT:       3765  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:       3765  HIT:       3765  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:       5084	FORWARD:          0	MERGED:       1319	TO_CACHE:       3765

BTB TOTAL     ACCESS:        630  HIT:        626  MISS:          4  HIT %:    99.3651  MISS %:   0.634921   MPKI: 0.2
BTB BRANCH_DIRECT_JUMP	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:        610  HIT:        608  MISS:          2
BTB BRANCH_DIRECT_CALL	ACCESS:         10  HIT:          9  MISS:          1
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:         10  HIT:          9  MISS:          1
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:        250  HIT:          5  MISS:        245  HIT %:          2  MISS %:         98   MPKI: 12.25
L2C LOAD      ACCESS:         46  HIT:          1  MISS:         45  HIT %:    2.17391  MISS %:    97.8261   MPKI: 2.25
L2C DATA LOAD MPKI: 2.25
L2C INSTRUCTION LOAD MPKI: 0
L2C PREFETCH  ACCESS:        200  HIT:          0  MISS:        200  HIT %:          0  MISS %:        100   MPKI: 10
AGUS PREFETCH L1 MISS: 0
L2C DATA PREFETCH MPKI: 10
L2C INSTRUCTION PREFETCH MPKI: 0
L2C LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          1  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          1 PREFETCH ISSUED TO LOWER LEVEL:        200  ACCURACY: 0.5
L2C TIMELY PREFETCHES:          1 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 108.947 cycles
L2C RQ	ACCESS:         50	FORWARD:          0	MERGED:          0	TO_CACHE:         50
L2C PQ	ACCESS:        200	FORWARD:          0	MERGED:          0	TO_CACHE:        200

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:        245  HIT:          0  MISS:        245  HIT %:          0  MISS %:        100   MPKI: 12.25
LLC LOAD      ACCESS:         45  HIT:          0  MISS:         45  HIT %:          0  MISS %:        100   MPKI: 2.25
LLC PREFETCH  ACCESS:        200  HIT:          0  MISS:        200  HIT %:          0  MISS %:        100   MPKI: 10
AGUS PREFETCH L1 MISS: 0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:        200  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 76.7673 cycles
LLC RQ	ACCESS:         45	FORWARD:          0	MERGED:          0	TO_CACHE:         45
LLC PQ	ACCESS:        200	FORWARD:          0	MERGED:          0	TO_CACHE:        200

LLC Dense regions hint to LLC: 0

RAW hits: 16
Loads Generated: 3952
Loads sent to L1D: 3932
Stores Generated: 210
Stores sent to L1D: 210
Major fault: 0 Minor fault: 26
Allocated PAGES: 26

stream: 
stream:times selected: 666
stream:pref_filled: 285
stream:pref_useful: 249
stream:pref_late: 5
stream:misses: 3
stream:misses_by_poll: 0

CS: 
CS:times selected: 625
CS:pref_filled: 3
CS:pref_useful: 3
CS:pref_late: 0
CS:misses: 143
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 23
CPLX:pref_filled: 2
CPLX:pref_useful: 2
CPLX:pref_late: 0
CPLX:misses: 7
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 3
NL:pref_filled: 2
NL:pref_useful: 2
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 1317
total_filled: 196
total_useful: 193
total_late: 5
total_polluted: 0
total_misses_after_warmup: 146
conflicts: 5
Degree Incremented Times: 0
Degree Decremented Times: 0

L1 IP Table Write Accesses: 3628
L1 IP Table Read Accesses: 3623
L1 RST Write Accesses: 533
L1 RST Read Accesses: 1065
L1 CSPT Write Accesses: 533
L1 CSPT Read Accesses: 578
L1 RR Filter Tag Write Accesses: 1321
L1 RR Filter Tag Read Accesses: 93806
L1 IP Table Tag Write Accesses: 3628
L1 IP Table Tag Read Accesses: 3628
L1 RST Tag Write Accesses: 8
L1 RST Tag Read Accesses: 5496
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 4375
test: 42
L2 IP Table Read Accesses: 492
L2 IP Table Write Accesses: 446
L2 IP Table Tag Read Accesses: 246
L2 IP Table Tag Write Accesses: 246

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        237  ROW_BUFFER_MISS:          8
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 16786
0banks busy for write cycles: 0
1banks busy for read cycles: 4244
1banks busy for write cycles: 0
2banks busy for read cycles: 591
2banks busy for write cycles: 0
3banks busy for read cycles: 357
3banks busy for write cycles: 0
4banks busy for read cycles: 87
4banks busy for write cycles: 0
5banks busy for read cycles: 238
5banks busy for write cycles: 0
6banks busy for read cycles: 329
6banks busy for write cycles: 0
7banks busy for read cycles: 271
7banks busy for write cycles: 0
8banks busy for read cycles: 143
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.5775% MPKI: 0.14997 Average ROB Occupancy at Mispredict: 12
Branch types
NOT_BRANCH: 18951 94.755%
BRANCH_DIRECT_JUMP: 0 0%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 690 3.45%
BRANCH_DIRECT_CALL: 10 0.05%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 10 0.05%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 26
