Classic Timing Analyzer report for hw3
Mon Oct 14 16:32:56 2019
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50M'
  7. Clock Hold: 'CLK_50M'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.027 ns                         ; RESET                                                                                                      ; Fdiv_Sound:inst14|counter[16]                                                                              ; --         ; CLK_50M  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 8.403 ns                         ; Fdiv_Sound:inst14|Fout                                                                                     ; OUTPUT                                                                                                     ; CLK_50M    ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.657 ns                         ; SONG                                                                                                       ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 ; --         ; CLK_50M  ; 0            ;
; Clock Setup: 'CLK_50M'       ; N/A                                      ; None          ; 67.59 MHz ( period = 14.796 ns ) ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4 ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; 0            ;
; Clock Hold: 'CLK_50M'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; AG:inst3|Addr[0]                                                                                           ; AG:inst3|Addr[0]                                                                                           ; CLK_50M    ; CLK_50M  ; 28           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                            ;                                                                                                            ;            ;          ; 28           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50M         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50M'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 7.164 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 7.164 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 7.164 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 7.164 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 7.164 ns                ;
; N/A                                     ; 76.14 MHz ( period = 13.134 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg0 ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 76.14 MHz ( period = 13.134 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg1 ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 76.14 MHz ( period = 13.134 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg2 ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 76.14 MHz ( period = 13.134 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg3 ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 76.14 MHz ( period = 13.134 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg4 ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; Fdiv_Sound:inst14|counter[0]                                                                                ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 5.218 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[30]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[30]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[30]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[30]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[30]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[29]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[29]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[29]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[29]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[29]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[31]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[31]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[31]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[31]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[31]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[28]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[28]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[28]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[28]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[28]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[27]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[27]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[27]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[27]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[27]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[26]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[26]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[26]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[26]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[26]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[25]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[25]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[25]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[25]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[25]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[24]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[24]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[24]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[24]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[24]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[23]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[23]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[23]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[23]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[23]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[22]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[22]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[22]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[22]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[22]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[21]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[21]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[21]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[21]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[21]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[20]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[20]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[20]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[20]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[20]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[19]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[19]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[19]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[19]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[19]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[15]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[15]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[15]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[15]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[15]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[14]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[14]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[14]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[14]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[14]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[13]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[13]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[13]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[13]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[13]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[12]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[12]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[12]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[12]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[12]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[11]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[11]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[11]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[11]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[11]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[10]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[10]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[10]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[10]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[10]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[9]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[9]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[9]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[9]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[9]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[8]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[8]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[8]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[8]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[8]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[7]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[7]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[7]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[7]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[7]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[6]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[6]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[6]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[6]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[6]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[5]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[5]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[5]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[5]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[5]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[4]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[4]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[4]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[4]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[4]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[3]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[3]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[3]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[3]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[3]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[2]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[2]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[2]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[2]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[2]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[1]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[1]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[1]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[1]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[1]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0  ; Fdiv_Sound:inst14|counter[0]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg1  ; Fdiv_Sound:inst14|counter[0]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg2  ; Fdiv_Sound:inst14|counter[0]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg3  ; Fdiv_Sound:inst14|counter[0]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 101.56 MHz ( period = 9.846 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg4  ; Fdiv_Sound:inst14|counter[0]                                                                               ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 102.25 MHz ( period = 9.780 ns )                    ; Fdiv_Sound:inst14|counter[6]                                                                                ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; AG:inst3|Addr[0]                                                                                            ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 0.970 ns                ;
; N/A                                     ; 106.68 MHz ( period = 9.374 ns )                    ; Fdiv_Sound:inst14|counter[1]                                                                                ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 4.468 ns                ;
; N/A                                     ; 108.34 MHz ( period = 9.230 ns )                    ; Fdiv_Sound:inst14|counter[2]                                                                                ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 4.396 ns                ;
; N/A                                     ; 109.18 MHz ( period = 9.159 ns )                    ; AG:inst3|Addr[4]                                                                                            ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 0.738 ns                ;
; N/A                                     ; 109.19 MHz ( period = 9.158 ns )                    ; AG:inst3|Addr[3]                                                                                            ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 0.737 ns                ;
; N/A                                     ; 109.27 MHz ( period = 9.152 ns )                    ; AG:inst3|Addr[1]                                                                                            ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 0.731 ns                ;
; N/A                                     ; 109.31 MHz ( period = 9.148 ns )                    ; AG:inst3|Addr[2]                                                                                            ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 0.727 ns                ;
; N/A                                     ; 109.33 MHz ( period = 9.147 ns )                    ; AG:inst3|Addr[5]                                                                                            ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; 109.34 MHz ( period = 9.146 ns )                    ; AG:inst3|Addr[6]                                                                                            ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 0.725 ns                ;
; N/A                                     ; 110.67 MHz ( period = 9.036 ns )                    ; Fdiv_Sound:inst14|counter[7]                                                                                ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 4.299 ns                ;
; N/A                                     ; 110.94 MHz ( period = 9.014 ns )                    ; Fdiv_Sound:inst14|counter[3]                                                                                ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 111.48 MHz ( period = 8.970 ns )                    ; Fdiv_Sound:inst14|counter[4]                                                                                ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 113.33 MHz ( period = 8.824 ns )                    ; Fdiv_Sound:inst14|counter[5]                                                                                ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 4.193 ns                ;
; N/A                                     ; 114.34 MHz ( period = 8.746 ns )                    ; Fdiv_Sound:inst14|counter[13]                                                                               ; Fdiv_Sound:inst14|Fout                                                                                     ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg0 ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg1 ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg2 ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg3 ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg4 ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg0 ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg1 ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg2 ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg3 ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg4 ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg0 ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg1 ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg2 ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a18~porta_address_reg3 ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M    ; CLK_50M  ; None                        ; None                      ; 8.398 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_50M'                                                                                                                                                                       ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From             ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[0] ; AG:inst3|Addr[0] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[6] ; AG:inst3|Addr[6] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 0.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[0] ; AG:inst3|Addr[1] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 0.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[3] ; AG:inst3|Addr[3] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[5] ; AG:inst3|Addr[5] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[2] ; AG:inst3|Addr[2] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[4] ; AG:inst3|Addr[4] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 0.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[1] ; AG:inst3|Addr[1] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 0.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[3] ; AG:inst3|Addr[4] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[5] ; AG:inst3|Addr[6] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[2] ; AG:inst3|Addr[3] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[4] ; AG:inst3|Addr[5] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[3] ; AG:inst3|Addr[5] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[0] ; AG:inst3|Addr[2] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[2] ; AG:inst3|Addr[4] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[4] ; AG:inst3|Addr[6] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[3] ; AG:inst3|Addr[6] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[0] ; AG:inst3|Addr[3] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[2] ; AG:inst3|Addr[5] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[0] ; AG:inst3|Addr[4] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[2] ; AG:inst3|Addr[6] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[1] ; AG:inst3|Addr[2] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[0] ; AG:inst3|Addr[5] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[1] ; AG:inst3|Addr[3] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[0] ; AG:inst3|Addr[6] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[1] ; AG:inst3|Addr[4] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[1] ; AG:inst3|Addr[5] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; AG:inst3|Addr[1] ; AG:inst3|Addr[6] ; CLK_50M    ; CLK_50M  ; None                       ; None                       ; 1.745 ns                 ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                               ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                                                         ; To Clock ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[30]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[29]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[31]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[28]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[27]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[26]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[25]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[24]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[23]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[22]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[21]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[20]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[19]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.027 ns   ; RESET ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[15]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[14]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[13]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[12]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[11]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[10]                                                                              ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[9]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[8]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[7]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[6]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[5]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[4]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[3]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[2]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[1]                                                                               ; CLK_50M  ;
; N/A   ; None         ; 6.018 ns   ; RESET ; Fdiv_Sound:inst14|counter[0]                                                                               ; CLK_50M  ;
; N/A   ; None         ; -0.388 ns  ; SONG  ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_50M  ;
+-------+--------------+------------+-------+------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To     ; From Clock ;
+-------+--------------+------------+------------------------+--------+------------+
; N/A   ; None         ; 8.403 ns   ; Fdiv_Sound:inst14|Fout ; OUTPUT ; CLK_50M    ;
+-------+--------------+------------+------------------------+--------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                      ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                                                         ; To Clock ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.657 ns  ; SONG  ; RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[15]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[14]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[13]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[12]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[11]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[10]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[9]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[8]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[7]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[6]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[5]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[4]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[3]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[2]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[1]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.788 ns ; RESET ; Fdiv_Sound:inst14|counter[0]                                                                               ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[30]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[29]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[31]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[28]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[27]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[26]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[25]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[24]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[23]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[22]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[21]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[20]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[19]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[18]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[17]                                                                              ; CLK_50M  ;
; N/A           ; None        ; -5.797 ns ; RESET ; Fdiv_Sound:inst14|counter[16]                                                                              ; CLK_50M  ;
+---------------+-------------+-----------+-------+------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Oct 14 16:32:55 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw3 -c hw3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50M" is an undefined clock
Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Fdiv_Beat:inst10|Fout" as buffer
    Info: Detected gated clock "inst9" as buffer
    Info: Detected ripple clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7" as buffer
    Info: Detected ripple clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg6" as buffer
    Info: Detected ripple clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg5" as buffer
    Info: Detected ripple clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg4" as buffer
    Info: Detected ripple clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg3" as buffer
    Info: Detected ripple clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg2" as buffer
    Info: Detected ripple clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg1" as buffer
    Info: Detected ripple clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg0" as buffer
    Info: Detected gated clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[7]" as buffer
    Info: Detected gated clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[6]" as buffer
    Info: Detected gated clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5]" as buffer
    Info: Detected gated clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[4]" as buffer
    Info: Detected gated clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[3]" as buffer
    Info: Detected gated clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[2]" as buffer
    Info: Detected gated clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[1]" as buffer
    Info: Detected gated clock "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[0]" as buffer
    Info: Detected ripple clock "_DFF:inst2|Out" as buffer
Info: Clock "CLK_50M" has Internal fmax of 67.59 MHz between source memory "RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0" and destination register "Fdiv_Sound:inst14|Fout" (period= 14.796 ns)
    Info: + Longest memory to register delay is 7.164 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y19; Fanout = 18; MEM Node = 'RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y19; Fanout = 2; MEM Node = 'RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|q_a[1]'
        Info: 3: + IC(0.434 ns) + CELL(0.393 ns) = 3.820 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.891 ns; Loc. = LCCOMB_X25_Y19_N4; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~3'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.962 ns; Loc. = LCCOMB_X25_Y19_N6; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~5'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.033 ns; Loc. = LCCOMB_X25_Y19_N8; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~7'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.104 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~9'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.175 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~11'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 4.334 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~13'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.405 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~15'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.476 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~17'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.547 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~19'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.618 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~21'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.689 ns; Loc. = LCCOMB_X25_Y19_N24; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~23'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.760 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~25'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.831 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~27'
        Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 4.977 ns; Loc. = LCCOMB_X25_Y19_N30; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~29'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.048 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~31'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.119 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~33'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.190 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~35'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.261 ns; Loc. = LCCOMB_X25_Y18_N6; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~37'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 5.332 ns; Loc. = LCCOMB_X25_Y18_N8; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~39'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.403 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~41'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 5.474 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~43'
        Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 5.633 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~45'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 5.704 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~47'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 5.775 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~49'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 5.846 ns; Loc. = LCCOMB_X25_Y18_N20; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~51'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.917 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~53'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.988 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~55'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.059 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~57'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.130 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~59'
        Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 6.540 ns; Loc. = LCCOMB_X25_Y18_N30; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~60'
        Info: 34: + IC(0.391 ns) + CELL(0.149 ns) = 7.080 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 1; COMB Node = 'Fdiv_Sound:inst14|LessThan1~62'
        Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 7.164 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 1; REG Node = 'Fdiv_Sound:inst14|Fout'
        Info: Total cell delay = 6.339 ns ( 88.48 % )
        Info: Total interconnect delay = 0.825 ns ( 11.52 % )
    Info: - Smallest clock skew is -0.061 ns
        Info: + Shortest clock path from clock "CLK_50M" to destination register is 2.692 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 139; COMB Node = 'CLK_50M~clkctrl'
            Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 1; REG Node = 'Fdiv_Sound:inst14|Fout'
            Info: Total cell delay = 1.536 ns ( 57.06 % )
            Info: Total interconnect delay = 1.156 ns ( 42.94 % )
        Info: - Longest clock path from clock "CLK_50M" to source memory is 2.753 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 139; COMB Node = 'CLK_50M~clkctrl'
            Info: 3: + IC(0.975 ns) + CELL(0.661 ns) = 2.753 ns; Loc. = M4K_X26_Y19; Fanout = 18; MEM Node = 'RAM4:inst24|altsyncram:altsyncram_component|altsyncram_ofc1:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.660 ns ( 60.30 % )
            Info: Total interconnect delay = 1.093 ns ( 39.70 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "CLK_50M" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "AG:inst3|Addr[0]" and destination pin or register "AG:inst3|Addr[0]" for clock "CLK_50M" (Hold time is 4.139 ns)
    Info: + Largest clock skew is 4.530 ns
        Info: + Longest clock path from clock "CLK_50M" to destination register is 11.260 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'
            Info: 2: + IC(1.464 ns) + CELL(0.870 ns) = 3.333 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7'
            Info: 3: + IC(0.000 ns) + CELL(2.993 ns) = 6.326 ns; Loc. = M4K_X26_Y20; Fanout = 6; MEM Node = 'RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|q_a[5]'
            Info: 4: + IC(0.698 ns) + CELL(0.410 ns) = 7.434 ns; Loc. = LCCOMB_X25_Y20_N20; Fanout = 2; COMB Node = 'inst8~1'
            Info: 5: + IC(0.270 ns) + CELL(0.408 ns) = 8.112 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 1; COMB Node = 'inst9'
            Info: 6: + IC(1.569 ns) + CELL(0.000 ns) = 9.681 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'inst9~clkctrl'
            Info: 7: + IC(1.042 ns) + CELL(0.537 ns) = 11.260 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 4; REG Node = 'AG:inst3|Addr[0]'
            Info: Total cell delay = 6.217 ns ( 55.21 % )
            Info: Total interconnect delay = 5.043 ns ( 44.79 % )
        Info: - Shortest clock path from clock "CLK_50M" to source register is 6.730 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'
            Info: 2: + IC(1.337 ns) + CELL(0.787 ns) = 3.123 ns; Loc. = LCFF_X25_Y20_N13; Fanout = 3; REG Node = '_DFF:inst2|Out'
            Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 3.582 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 1; COMB Node = 'inst9'
            Info: 4: + IC(1.569 ns) + CELL(0.000 ns) = 5.151 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'inst9~clkctrl'
            Info: 5: + IC(1.042 ns) + CELL(0.537 ns) = 6.730 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 4; REG Node = 'AG:inst3|Addr[0]'
            Info: Total cell delay = 2.473 ns ( 36.75 % )
            Info: Total interconnect delay = 4.257 ns ( 63.25 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 4; REG Node = 'AG:inst3|Addr[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 1; COMB Node = 'AG:inst3|Addr[0]~18'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 4; REG Node = 'AG:inst3|Addr[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Fdiv_Sound:inst14|counter[30]" (data pin = "RESET", clock pin = "CLK_50M") is 6.027 ns
    Info: + Longest pin to register delay is 8.760 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 8; PIN Node = 'RESET'
        Info: 2: + IC(5.998 ns) + CELL(0.275 ns) = 7.135 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 32; COMB Node = 'Fdiv_Sound:inst14|counter[30]~95'
        Info: 3: + IC(0.966 ns) + CELL(0.659 ns) = 8.760 ns; Loc. = LCFF_X28_Y18_N29; Fanout = 4; REG Node = 'Fdiv_Sound:inst14|counter[30]'
        Info: Total cell delay = 1.796 ns ( 20.50 % )
        Info: Total interconnect delay = 6.964 ns ( 79.50 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50M" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 139; COMB Node = 'CLK_50M~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y18_N29; Fanout = 4; REG Node = 'Fdiv_Sound:inst14|counter[30]'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
Info: tco from clock "CLK_50M" to destination pin "OUTPUT" through register "Fdiv_Sound:inst14|Fout" is 8.403 ns
    Info: + Longest clock path from clock "CLK_50M" to source register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 139; COMB Node = 'CLK_50M~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 1; REG Node = 'Fdiv_Sound:inst14|Fout'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N17; Fanout = 1; REG Node = 'Fdiv_Sound:inst14|Fout'
        Info: 2: + IC(2.839 ns) + CELL(2.622 ns) = 5.461 ns; Loc. = PIN_J22; Fanout = 0; PIN Node = 'OUTPUT'
        Info: Total cell delay = 2.622 ns ( 48.01 % )
        Info: Total interconnect delay = 2.839 ns ( 51.99 % )
Info: th for memory "RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7" (data pin = "SONG", clock pin = "CLK_50M") is 0.657 ns
    Info: + Longest clock path from clock "CLK_50M" to destination memory is 3.124 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 27; CLK Node = 'CLK_50M'
        Info: 2: + IC(1.464 ns) + CELL(0.661 ns) = 3.124 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7'
        Info: Total cell delay = 1.660 ns ( 53.14 % )
        Info: Total interconnect delay = 1.464 ns ( 46.86 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SONG'
        Info: 2: + IC(1.560 ns) + CELL(0.142 ns) = 2.701 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'RAM3:inst23|altsyncram:altsyncram_component|altsyncram_rfc1:auto_generated|ram_block1a0~porta_address_reg7'
        Info: Total cell delay = 1.141 ns ( 42.24 % )
        Info: Total interconnect delay = 1.560 ns ( 57.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Mon Oct 14 16:32:56 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


