@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_S-2021.09-SP2-9
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = TRUE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[fusa]
fdb_server = 
fdb_proj = 
fdb_campaign = 
fdb_tool = 
[hb]
viewport = 776 158 900 700 0 0 230 898
activeNode = "testbench.mem"
activeScope = "testbench.mem"
activeFile = "../../src/rtl/ASYNC_RAM_DP_WBE.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 52
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
safetyAwareAnnot = True
amsAnnot = True
DnDtraceCrossHierOnly = True
leadingZero = False
signalPane = False
SourceVerticalScrollLines = 5
Scope1 = "testbench.mem"
Scope2 = "testbench"
rangeSelection = 64 64 1 10 1 1
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-f" "run.f" 
invokeDir = /home2/s1_student3/project1/2024fa_cpu_design/week06/06.async_read_sync_write_memory/sim/func_sim
[hb.sourceTab.1]
scope = testbench.mem
File = /home2/s1_student3/project1/2024fa_cpu_design/week06/06.async_read_sync_write_memory/src/rtl/ASYNC_RAM_DP_WBE.v
Line = 53
[schematics.0]
viewport = 0 25 600 258
viewbbox = -6608 -1722 44018 15828
design = . "testbench" DebussyLib
schmaticId = 5
partial = False
partialHier = False
annotData = AnnotData.0
locatorSession = Locator.0
display_port_name = True
display_pin_name = True
display_instance_name = True
display_local_net_name = True
display_complete_name = True
display_entity_name = True
display_arch_name = True
display_module_name = True
display_high_contrast = True
display_back_annotation = False
display_safety_aware_obj = False
display_back_annotation_in_Line = False
display_param_list = True
auto_fit_select_set = False
pre_select = True
show_full_name = False
display_short_name = True
display_preselect_tip = False
append_view_obj = True
cmdToolbar = True
msgToolbar = True
traceMode = Hierarchical
originate_from = from_import_scope
full_hier_partial_dis = False
detail_rtl = False
hide_extraneous_bus = True
hierFlatten = False
instrument_cell = False
gcc_level = False
PG_pin = True
power_signal = True
power_cell = True
power_domain = True
brighten_power_color = False
sdc_annot = False
hier_flatten_view = False
auto_collapse_paths = True
group_paths = False
locator = True
align_locator_right = False
all_hier_ports = False
VCST_path_type = 0
verdi_type_wnd = False
line_up_registers = False
through_net = True
interface_element = True
run-time_interface_element = True
magnifier = False
highlight_incomplete_net = False
quick_trace_2_point = False
show_pass_through_net = False
display_fault_status_bar_on_net = False
display_fault_status_bar_on_pinport = False
display_fault_status_bar_on_flop = False
display_fault_status_annot = False
display_fault_obs_det_annot = False
display_fusa_blocked_inst_label = False
display_edf_depth_tfo_tfi_annot = False
Scope0 = . "testbench" -22800 -2125 50050 18625
Scope1 = . "testbench.mem" -13024 -831 26024 12705
[wave.0]
viewPort = 0 25 900 256 100 65
primaryWindow = TRUE
Empty = /home2/s1_student3/project1/2024fa_cpu_design/week06/06.async_read_sync_write_memory/sim/func_sim/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
fsaRegMask = TRUE
fsaCoreMask = TRUE
fsaSfsmMask = TRUE
fsaEcrMask = TRUE
[wave.1]
viewPort = 0 25 900 256 100 65
primaryWindow = FALSE
Empty = /home2/s1_student3/project1/2024fa_cpu_design/week06/06.async_read_sync_write_memory/sim/func_sim/verdiLog/novas_autosave.ses.wave.1
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
fsaRegMask = TRUE
fsaCoreMask = TRUE
fsaSfsmMask = TRUE
fsaEcrMask = TRUE
[wave.2]
viewPort = 0 25 900 256 118 65
primaryWindow = FALSE
SessionFile = /home2/s1_student3/project1/2024fa_cpu_design/week06/06.async_read_sync_write_memory/sim/func_sim/verdiLog/novas_autosave.ses.wave.2
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
fsaRegMask = TRUE
fsaCoreMask = TRUE
fsaSfsmMask = TRUE
fsaEcrMask = TRUE
