Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Apr  7 14:31:32 2022
| Host         : deggs209pc19 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file prj1_req5_timing_summary_routed.rpt -pb prj1_req5_timing_summary_routed.pb -rpx prj1_req5_timing_summary_routed.rpx -warn_on_violation
| Design       : prj1_req5
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            D0_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 5.096ns (49.486%)  route 5.202ns (50.514%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.382     3.836    sw_IBUF[1]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.960 r  D0_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.820     6.780    D0_seg_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    10.298 r  D0_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.298    D0_seg[1]
    C5                                                                r  D0_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            D0_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.278ns  (logic 5.110ns (49.722%)  route 5.167ns (50.278%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.347     3.808    sw_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.932 r  D0_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.820     6.752    D0_seg_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526    10.278 r  D0_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.278    D0_seg[0]
    D7                                                                r  D0_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            D0_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.061ns  (logic 5.114ns (50.833%)  route 4.947ns (49.167%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.325     3.781    sw_IBUF[4]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.905 r  D0_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.621     6.526    D0_seg_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    10.061 r  D0_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.061    D0_seg[4]
    A7                                                                r  D0_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D0_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.955ns  (logic 5.109ns (51.328%)  route 4.845ns (48.672%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.445     1.445 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           2.123     3.568    sw_IBUF[3]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 r  D0_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.723     6.415    D0_seg_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540     9.955 r  D0_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.955    D0_seg[3]
    B7                                                                r  D0_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            D0_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 5.091ns (51.585%)  route 4.778ns (48.415%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.157     3.605    sw_IBUF[6]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.729 r  D0_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.621     6.350    D0_seg_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520     9.869 r  D0_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.869    D0_seg[6]
    B5                                                                r  D0_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            D0_seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.424ns  (logic 5.119ns (54.319%)  route 4.305ns (45.681%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.629     3.086    sw_IBUF[7]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.210 r  D0_seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.676     5.886    D0_seg_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         3.538     9.424 r  D0_seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.424    D0_seg[7]
    A6                                                                r  D0_seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            D0_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 5.120ns (54.429%)  route 4.287ns (45.571%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.843     3.305    btn_IBUF[3]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.429 r  D0_a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.443     5.872    D0_a_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         3.534     9.406 r  D0_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.406    D0_a[3]
    A8                                                                r  D0_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            D0_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 5.086ns (54.731%)  route 4.207ns (45.269%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         1.447     1.447 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.632     3.079    sw_IBUF[5]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.203 r  D0_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.575     5.778    D0_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515     9.293 r  D0_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.293    D0_seg[5]
    D6                                                                r  D0_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D0_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.192ns  (logic 5.120ns (55.696%)  route 4.073ns (44.304%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.498     2.951    sw_IBUF[2]
    SLICE_X65Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.075 r  D0_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.575     5.649    D0_seg_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543     9.192 r  D0_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.192    D0_seg[2]
    A5                                                                r  D0_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            D0_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.072ns  (logic 5.109ns (56.316%)  route 3.963ns (43.684%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 f  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.716     3.173    btn_IBUF[2]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.124     3.297 r  D0_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.247     5.544    D0_a_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         3.527     9.072 r  D0_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.072    D0_a[2]
    C7                                                                r  D0_a[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            D0_a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.481ns (54.238%)  route 1.250ns (45.762%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.641     0.852    btn_IBUF[1]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.897 r  D0_a_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.609     1.506    D0_a_OBUF[1]
    C4                   OBUF (Prop_obuf_I_O)         1.225     2.731 r  D0_a_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.731    D0_a[1]
    C4                                                                r  D0_a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            D0_a[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.490ns (54.283%)  route 1.255ns (45.717%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.639     0.863    btn_IBUF[0]
    SLICE_X65Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.908 r  D0_a_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.616     1.524    D0_a_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         1.220     2.744 r  D0_a_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.744    D0_a[0]
    D5                                                                r  D0_a[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            D0_a[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.499ns (53.918%)  route 1.281ns (46.082%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.698     0.923    btn_IBUF[2]
    SLICE_X65Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.968 r  D0_a_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.583     1.551    D0_a_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         1.228     2.780 r  D0_a_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.780    D0_a[2]
    C7                                                                r  D0_a[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            D0_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.820ns  (logic 1.510ns (53.528%)  route 1.311ns (46.472%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.620     0.841    sw_IBUF[2]
    SLICE_X65Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.886 r  D0_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.691     1.576    D0_seg_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.244     2.820 r  D0_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.820    D0_seg[2]
    A5                                                                r  D0_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            D0_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.476ns (52.274%)  route 1.348ns (47.726%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    R2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 f  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.657     0.872    sw_IBUF[5]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.917 r  D0_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.691     1.608    D0_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.216     2.824 r  D0_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.824    D0_seg[5]
    D6                                                                r  D0_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            D0_a[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.510ns (51.309%)  route 1.433ns (48.691%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.766     0.996    btn_IBUF[3]
    SLICE_X65Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.041 r  D0_a_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.666     1.707    D0_a_OBUF[3]
    A8                   OBUF (Prop_obuf_I_O)         1.235     2.942 r  D0_a_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.942    D0_a[3]
    A8                                                                r  D0_a[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            D0_seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.509ns (51.238%)  route 1.436ns (48.762%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.656     0.881    sw_IBUF[7]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.926 r  D0_seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.780     1.706    D0_seg_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         1.239     2.945 r  D0_seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.945    D0_seg[7]
    A6                                                                r  D0_seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            D0_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.028ns  (logic 1.481ns (48.928%)  route 1.546ns (51.072%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 f  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.834     1.050    sw_IBUF[6]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.095 r  D0_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.712     1.807    D0_seg_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         1.221     3.028 r  D0_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.028    D0_seg[6]
    B5                                                                r  D0_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            D0_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.499ns (47.592%)  route 1.651ns (52.408%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T2                   IBUF (Prop_ibuf_I_O)         0.214     0.214 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.850     1.063    sw_IBUF[3]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.108 r  D0_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.802     1.910    D0_seg_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         1.241     3.151 r  D0_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.151    D0_seg[3]
    B7                                                                r  D0_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            D0_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.504ns (47.741%)  route 1.647ns (52.259%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    T1                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.934     1.158    sw_IBUF[4]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.203 r  D0_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.712     1.915    D0_seg_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         1.236     3.151 r  D0_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.151    D0_seg[4]
    A7                                                                r  D0_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





