
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116620                       # Number of seconds simulated
sim_ticks                                116620151127                       # Number of ticks simulated
final_tick                               686451444261                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124772                       # Simulator instruction rate (inst/s)
host_op_rate                                   162078                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6320799                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920936                       # Number of bytes of host memory used
host_seconds                                 18450.22                       # Real time elapsed on the host
sim_insts                                  2302076528                       # Number of instructions simulated
sim_ops                                    2990383562                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       789504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       223232                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1016704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       909824                       # Number of bytes written to this memory
system.physmem.bytes_written::total            909824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6168                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           18                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1744                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7943                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7108                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7108                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6769876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1914180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8718082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14269                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7801602                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7801602                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7801602                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6769876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1914180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16519684                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               279664632                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21085249                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18722608                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828111                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11074373                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10791838                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340015                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52577                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227530691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119416495                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21085249                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12131853                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24146000                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5573588                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1999997                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13928283                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1821871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257412727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.772592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233266727     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096384      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037895      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765661      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3569035      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4327049      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043616      0.41%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565265      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9741095      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257412727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075395                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.426999                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226108615                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3440021                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24107949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24956                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3731185                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060305                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134446081                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3731185                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226368322                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1463654                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1247500                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23859360                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       742704                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134358359                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87504                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       422469                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177381251                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607520109                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607520109                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30670052                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18446                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9226                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2430934                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23395514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74936                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925727                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133855823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127109755                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79317                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20142887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42589688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257412727                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493797                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.177006                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203049633     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22772345      8.85%     87.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11663198      4.53%     92.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6759375      2.63%     94.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498735      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3761212      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1492276      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349391      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66562      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257412727                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233408     48.15%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     48.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176273     36.37%     84.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        75022     15.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99774701     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005807      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22197813     17.46%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4122214      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127109755                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.454508                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             484703                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003813                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512196257                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154017453                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124159540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127594458                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225567                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3869705                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114016                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3731185                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1008487                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58761                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133874270                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5710                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23395514                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142924                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9226                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37280                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          467                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       820805                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1923377                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    125992844                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21922438                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116911                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26044600                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19470412                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4122162                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.450514                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124195178                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124159540                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71028323                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163962777                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.443959                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433198                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21227308                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832509                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    253681542                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.444058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.294028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211456888     83.36%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15999564      6.31%     89.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12517310      4.93%     94.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469051      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115086      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053629      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4536064      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008598      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1525352      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    253681542                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1525352                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386032710                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271484306                       # The number of ROB writes
system.switch_cpus0.timesIdled                6010194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22251905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.796646                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.796646                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.357571                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.357571                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583426498                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      161938968                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142222417                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               279664632                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25063767                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20567240                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2345990                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10587153                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9877916                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2503696                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110208                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    224970754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137546891                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25063767                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12381612                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29664744                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6489488                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5673595                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13604523                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2335349                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    264432138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.638084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.000242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234767394     88.78%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2209042      0.84%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4011350      1.52%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2361219      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1941884      0.73%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1727343      0.65%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          956794      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2387341      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14069771      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    264432138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089621                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491828                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       223119858                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7539092                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29576079                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74483                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4122622                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4115839                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168654986                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4122622                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       223450703                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         776735                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5748273                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29300473                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1033327                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168601853                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        113487                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       597902                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    237504994                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    782477495                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    782477495                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201957577                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35547368                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40144                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20102                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2988164                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15658792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8452107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87857                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1981268                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167324351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159640166                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76603                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19655067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40505828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    264432138                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.603709                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    197930242     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26435004     10.00%     84.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13929258      5.27%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9739159      3.68%     93.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9736183      3.68%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3493844      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2659914      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       312539      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       195995      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    264432138                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58683     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191557     44.73%     58.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178004     41.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134677326     84.36%     84.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2189248      1.37%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20042      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14324694      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8428856      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159640166                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570827                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             428250                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    584217322                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    187020040                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156926368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     160068416                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       326777                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2519945                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          480                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102827                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4122622                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         541615                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63692                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167364495                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15658792                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8452107                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          480                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1355275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1220163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2575438                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157824473                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14214554                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1815692                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22643311                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22358250                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8428757                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564335                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156926502                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156926368                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91833308                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249976467                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561123                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367368                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117450537                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144771285                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22593560                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2365669                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    260309516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.556151                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.408097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    201223696     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28809904     11.07%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11058053      4.25%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5825172      2.24%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4940483      1.90%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2352027      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1108865      0.43%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1736026      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3255290      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    260309516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117450537                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144771285                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21488124                       # Number of memory references committed
system.switch_cpus1.commit.loads             13138844                       # Number of loads committed
system.switch_cpus1.commit.membars              20042                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20998655                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130332049                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2991921                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3255290                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           424419071                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          338852353                       # The number of ROB writes
system.switch_cpus1.timesIdled                3315273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15232494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117450537                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144771285                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117450537                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.381127                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.381127                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419969                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419969                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       709730630                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      219153739                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156220286                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40084                       # number of misc regfile writes
system.l20.replacements                          6181                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          381116                       # Total number of references to valid blocks.
system.l20.sampled_refs                         71717                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.314165                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        35814.293699                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.989435                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3197.465754                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           161.457267                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26349.793846                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.546483                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000198                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.048789                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002464                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.402066                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        45061                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  45062                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19050                       # number of Writeback hits
system.l20.Writeback_hits::total                19050                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        45061                       # number of demand (read+write) hits
system.l20.demand_hits::total                   45062                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        45061                       # number of overall hits
system.l20.overall_hits::total                  45062                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6168                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6181                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6168                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6181                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6168                       # number of overall misses
system.l20.overall_misses::total                 6181                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2620155                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1267741616                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1270361771                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2620155                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1267741616                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1270361771                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2620155                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1267741616                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1270361771                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51229                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51243                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19050                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19050                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51229                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51243                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51229                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51243                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.120401                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.120621                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.120401                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.120621                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.120401                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.120621                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 201550.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205535.281453                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205526.900340                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 201550.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205535.281453                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205526.900340                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 201550.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205535.281453                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205526.900340                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5348                       # number of writebacks
system.l20.writebacks::total                     5348                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6168                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6181                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6168                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6181                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6168                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6181                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1840703                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    897805251                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    899645954                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1840703                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    897805251                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    899645954                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1840703                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    897805251                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    899645954                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120401                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.120621                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.120401                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.120621                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.120401                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.120621                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 141592.538462                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145558.568580                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145550.227148                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 141592.538462                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145558.568580                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145550.227148                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 141592.538462                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145558.568580                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145550.227148                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1761                       # number of replacements
system.l21.tagsinuse                     65535.915395                       # Cycle average of tags in use
system.l21.total_refs                          444658                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67297                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.607397                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        43726.035855                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.132055                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   876.527224                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           188.231915                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20728.988346                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.667206                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000246                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.013375                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002872                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.316299                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        36849                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36850                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12820                       # number of Writeback hits
system.l21.Writeback_hits::total                12820                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           19                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        36868                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36869                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        36868                       # number of overall hits
system.l21.overall_hits::total                  36869                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1744                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1762                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1744                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1762                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1744                       # number of overall misses
system.l21.overall_misses::total                 1762                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3464692                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    375110808                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      378575500                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3464692                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    375110808                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       378575500                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3464692                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    375110808                       # number of overall miss cycles
system.l21.overall_miss_latency::total      378575500                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        38593                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              38612                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12820                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12820                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        38612                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               38631                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        38612                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              38631                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.045190                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.045633                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.045167                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.045611                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.045167                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.045611                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192482.888889                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215086.472477                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 214855.561862                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192482.888889                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215086.472477                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 214855.561862                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192482.888889                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215086.472477                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 214855.561862                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1760                       # number of writebacks
system.l21.writebacks::total                     1760                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           18                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1744                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1762                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           18                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1744                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1762                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           18                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1744                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1762                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2380564                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    270255907                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    272636471                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2380564                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    270255907                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    272636471                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2380564                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    270255907                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    272636471                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.045190                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.045633                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.045167                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.045611                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.045167                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.045611                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132253.555556                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154963.249427                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154731.254824                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132253.555556                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154963.249427                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154731.254824                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132253.555556                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154963.249427                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154731.254824                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.989355                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013960384                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874233.611830                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.989355                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866970                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13928268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13928268                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13928268                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13928268                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13928268                       # number of overall hits
system.cpu0.icache.overall_hits::total       13928268                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3075863                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3075863                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3075863                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3075863                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3075863                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3075863                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13928283                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13928283                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13928283                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13928283                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13928283                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13928283                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 205057.533333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 205057.533333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 205057.533333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 205057.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 205057.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 205057.533333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2792155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2792155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2792155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2792155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2792155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2792155                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199439.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 199439.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 199439.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 199439.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 199439.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 199439.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51229                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246940689                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51485                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4796.361834                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   208.053808                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    47.946192                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.812710                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.187290                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20031407                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20031407                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9228                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24041841                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24041841                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24041841                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24041841                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       169154                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       169154                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       169154                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        169154                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       169154                       # number of overall misses
system.cpu0.dcache.overall_misses::total       169154                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16282887352                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16282887352                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16282887352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16282887352                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16282887352                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16282887352                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20200561                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20200561                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24210995                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24210995                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24210995                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24210995                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008374                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008374                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006987                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006987                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006987                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006987                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96260.728993                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96260.728993                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96260.728993                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96260.728993                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96260.728993                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96260.728993                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19050                       # number of writebacks
system.cpu0.dcache.writebacks::total            19050                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       117925                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       117925                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       117925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       117925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       117925                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       117925                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51229                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51229                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51229                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51229                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51229                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51229                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4255429681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4255429681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4255429681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4255429681                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4255429681                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4255429681                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83066.811396                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83066.811396                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 83066.811396                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83066.811396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 83066.811396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83066.811396                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.131749                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098238137                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361802.445161                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.131749                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027455                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742198                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13604500                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13604500                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13604500                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13604500                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13604500                       # number of overall hits
system.cpu1.icache.overall_hits::total       13604500                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4432844                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4432844                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4432844                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4432844                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4432844                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4432844                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13604523                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13604523                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13604523                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13604523                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13604523                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13604523                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 192732.347826                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 192732.347826                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 192732.347826                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 192732.347826                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 192732.347826                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 192732.347826                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3679291                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3679291                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3679291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3679291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3679291                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3679291                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193646.894737                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 193646.894737                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 193646.894737                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 193646.894737                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 193646.894737                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 193646.894737                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38612                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178101001                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38868                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4582.201322                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.682932                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.317068                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901105                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098895                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10596456                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10596456                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8308782                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8308782                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20076                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20042                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20042                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18905238                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18905238                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18905238                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18905238                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99069                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99210                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99210                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99210                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99210                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8348338240                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8348338240                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     11139447                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     11139447                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8359477687                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8359477687                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8359477687                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8359477687                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10695525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10695525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8308923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8308923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20042                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20042                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19004448                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19004448                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19004448                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19004448                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009263                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009263                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005220                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005220                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005220                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005220                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84267.916705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84267.916705                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79003.170213                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79003.170213                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84260.434301                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84260.434301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84260.434301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84260.434301                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        74483                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        74483                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12820                       # number of writebacks
system.cpu1.dcache.writebacks::total            12820                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60476                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60476                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          122                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60598                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60598                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60598                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60598                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38593                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38593                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38612                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38612                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38612                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38612                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2797493288                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2797493288                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1265601                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1265601                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2798758889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2798758889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2798758889                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2798758889                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72487.064701                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72487.064701                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66610.578947                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66610.578947                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72484.173029                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72484.173029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72484.173029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72484.173029                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
