{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "2091faf5",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from onnx import TensorProto, helper\n",
    "\n",
    "from finn.custom_op.registry import getCustomOp\n",
    "import finn.core.onnx_exec as oxe\n",
    "import finn.custom_op.general.xnorpopcount as xp\n",
    "from finn.analysis.fpgadataflow.hls_synth_res_estimation import hls_synth_res_estimation\n",
    "from finn.core.datatype import DataType\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.custom_op.general.multithreshold import multithreshold\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "from finn.transformation.general import GiveUniqueNodeNames\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.util.basic import calculate_signed_dot_prod_range, gen_finn_dt_tensor\n",
    "from finn.analysis.fpgadataflow.exp_cycles_per_layer import exp_cycles_per_layer\n",
    "from finn.transformation.fpgadataflow.create_stitched_ip import CreateStitchedIP\n",
    "\n",
    "def make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T=None, tdt=None):\n",
    "    mw = W.shape[0]\n",
    "    mh = W.shape[1]\n",
    "    assert mh % pe == 0\n",
    "    assert mw % simd == 0\n",
    "\n",
    "    # there are two ways to implement bipolar weights and inputs for\n",
    "    # StreamingFC:\n",
    "    # - specify their datatypes as such\n",
    "    # - specify their datatypes as BINARY as use binaryXnorMode\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # we'll internally convert weights/inputs to binary and specify the\n",
    "        # datatypes as such, and also set the binaryXnorMode attribute to 1\n",
    "        export_wdt = DataType.BINARY\n",
    "        export_idt = DataType.BINARY\n",
    "        binary_xnor_mode = 1\n",
    "    else:\n",
    "        export_wdt = wdt\n",
    "        export_idt = idt\n",
    "        binary_xnor_mode = 0\n",
    "\n",
    "    inp = helper.make_tensor_value_info(\"inp\", TensorProto.FLOAT, [1, mw])\n",
    "    outp = helper.make_tensor_value_info(\"outp\", TensorProto.FLOAT, [1, mh])\n",
    "    if T is not None:\n",
    "        no_act = 0\n",
    "        node_inp_list = [\"inp\", \"weights\", \"thresh\"]\n",
    "        if odt == DataType.BIPOLAR:\n",
    "            actval = 0\n",
    "        else:\n",
    "            actval = odt.min()\n",
    "    else:\n",
    "        # no thresholds\n",
    "        node_inp_list = [\"inp\", \"weights\"]\n",
    "        actval = 0\n",
    "        no_act = 1\n",
    "    FCLayer_node = helper.make_node(\n",
    "        \"StreamingFCLayer_Batch\",\n",
    "        node_inp_list,\n",
    "        [\"outp\"],\n",
    "        domain=\"finn.custom_op.fpgadataflow\",\n",
    "        backend=\"fpgadataflow\",\n",
    "        MW=mw,\n",
    "        MH=mh,\n",
    "        SIMD=simd,\n",
    "        PE=pe,\n",
    "        inputDataType=export_idt.name,\n",
    "        weightDataType=export_wdt.name,\n",
    "        outputDataType=odt.name,\n",
    "        ActVal=actval,\n",
    "        binaryXnorMode=binary_xnor_mode,\n",
    "        noActivation=no_act,\n",
    "    )\n",
    "    graph = helper.make_graph(\n",
    "        nodes=[FCLayer_node], name=\"fclayer_graph\", inputs=[inp], outputs=[outp]\n",
    "    )\n",
    "\n",
    "    model = helper.make_model(graph, producer_name=\"fclayer-model\")\n",
    "    model = ModelWrapper(model)\n",
    "\n",
    "    model.set_tensor_datatype(\"inp\", idt)\n",
    "    model.set_tensor_datatype(\"outp\", odt)\n",
    "    model.set_tensor_datatype(\"weights\", wdt)\n",
    "    if binary_xnor_mode:\n",
    "        # convert bipolar to binary\n",
    "        model.set_initializer(\"weights\", (W + 1) / 2)\n",
    "    else:\n",
    "        model.set_initializer(\"weights\", W)\n",
    "    if T is not None:\n",
    "        model.set_tensor_datatype(\"thresh\", tdt)\n",
    "        model.set_initializer(\"thresh\", T)\n",
    "    return model\n",
    "\n",
    "\n",
    "def prepare_inputs(input_tensor, idt, wdt):\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert bipolar to binary\n",
    "        return {\"inp\": (input_tensor + 1) / 2}\n",
    "    else:\n",
    "        return {\"inp\": input_tensor}\n",
    "\n",
    "\n",
    "\n",
    "def test_fpgadataflow_fclayer_rtlsim(mem_mode, idt, wdt, act, nf, sf, mw, mh):\n",
    "    if nf == -1:\n",
    "        nf = mh\n",
    "    if sf == -1:\n",
    "        sf = mw\n",
    "    pe = mh // nf\n",
    "    simd = mw // sf\n",
    "    assert mh % pe == 0\n",
    "    assert mw % sf == 0\n",
    "    # generate weights\n",
    "    W = gen_finn_dt_tensor(wdt, (mw, mh))\n",
    "    # generate input data\n",
    "    x = gen_finn_dt_tensor(idt, (1, mw))\n",
    "    if act is None:\n",
    "        # no activation, produce accumulators\n",
    "        T = None\n",
    "        tdt = None\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            odt = DataType.UINT32\n",
    "        else:\n",
    "            odt = DataType.INT32\n",
    "    else:\n",
    "        odt = act\n",
    "        (min, max) = calculate_signed_dot_prod_range(idt, wdt, mw)\n",
    "        n_steps = act.get_num_possible_values() - 1\n",
    "        T = np.random.randint(min, max - 1, (mh, n_steps)).astype(np.float32)\n",
    "        # provide non-decreasing thresholds\n",
    "        T = np.sort(T, axis=1)\n",
    "        # generate thresholds for activation\n",
    "        if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "            tdt = DataType.UINT32\n",
    "            # bias thresholds to be positive\n",
    "            T = np.ceil((T + mw) / 2)\n",
    "            assert (T >= 0).all()\n",
    "        else:\n",
    "            tdt = DataType.INT32\n",
    "    model = make_single_fclayer_modelwrapper(W, pe, simd, wdt, idt, odt, T, tdt)\n",
    "    model.save(\"/tmp/fcmodel.onnx\")\n",
    "    \n",
    "    for node in model.graph.node:\n",
    "        # lookup op_type in registry of CustomOps\n",
    "        inst = getCustomOp(node)\n",
    "        inst.set_nodeattr(\"mem_mode\", mem_mode)\n",
    "\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x, idt, wdt)\n",
    "    if wdt == DataType.BIPOLAR and idt == DataType.BIPOLAR:\n",
    "        # convert inputs to binary and use xnorpopcountmatmul\n",
    "        y = xp.xnorpopcountmatmul((x + 1) / 2, (W + 1) / 2)\n",
    "    else:\n",
    "        y = np.matmul(x, W)\n",
    "    if T is not None:\n",
    "        y = multithreshold(y, T)\n",
    "        if act == DataType.BIPOLAR:\n",
    "            # binary to bipolar\n",
    "            y = 2 * y - 1\n",
    "        else:\n",
    "            # signed offset\n",
    "            y += act.min()\n",
    "    oshape = model.get_tensor_shape(\"outp\")\n",
    "    y_expected = y.reshape(oshape)\n",
    "    # TODO split up into several dependent tests -- need to check how this\n",
    "    # works for parametrized tests...\n",
    "    model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "    model = model.transform(GiveUniqueNodeNames())\n",
    "    model = model.transform(PrepareIP(\"xc7z020clg400-1\", 5))\n",
    "    model = model.transform(HLSSynthIP())\n",
    "    model = model.transform(CreateStitchedIP(\"xc7z020clg400-1\", 5))\n",
    "    model = model.transform(PrepareRTLSim())\n",
    "    model.save(\"/tmp/fcmodel_postHLS.onnx\")\n",
    "    \n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "    \n",
    "    np.save(\"/tmp/fcmodel_yproduced.npy\", y_produced.reshape(y_expected.shape))\n",
    "    np.save(\"/tmp/fcmodel_yexpected.npy\", y_expected)\n",
    "    \n",
    "    assert (y_produced.reshape(y_expected.shape) == y_expected).all(), \"rtlsim failed\"\n",
    "\n",
    "    hls_synt_res_est = model.analysis(hls_synth_res_estimation)\n",
    "    assert \"StreamingFCLayer_Batch_0\" in hls_synt_res_est\n",
    "\n",
    "    node = model.get_nodes_by_op_type(\"StreamingFCLayer_Batch\")[0]\n",
    "    inst = getCustomOp(node)\n",
    "    cycles_rtlsim = inst.get_nodeattr(\"cycles_rtlsim\")\n",
    "    exp_cycles_dict = model.analysis(exp_cycles_per_layer)\n",
    "    exp_cycles = exp_cycles_dict[node.name]\n",
    "    assert np.isclose(exp_cycles, cycles_rtlsim, atol=15)\n",
    "    assert exp_cycles != 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "757c3cc0",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:300: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:301: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:302: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:303: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:304: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:305: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:306: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:78: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:79: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1077: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1150: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1208: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_1162_p2' generates 4 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1212: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1214: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1216: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1218: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1220: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1222: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1224: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1226: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1228: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1230: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1232: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1234: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1236: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1238: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1240: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ret_V_reg_1357' generates 8 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1244: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1246: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1248: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1250: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1252: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1254: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1256: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1258: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1260: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1262: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1264: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1266: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1268: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1270: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1272: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln186_fu_724_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1310: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_901_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1312: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_919_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1314: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_937_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1316: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_955_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1318: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_44_reg_1526' generates 10 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1320: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_1020_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1322: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_1029_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1324: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_1038_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1326: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_1047_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1328: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_1056_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1330: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_1065_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1332: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_847_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1334: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_865_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1336: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_883_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1338: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_load_reg_1346' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1340: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_1138_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1342: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_1074_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1344: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_1090_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1346: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_1100_p2' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1348: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_reg_1591' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1350: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_reg_1566' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1352: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_reg_1571' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1354: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_1122_p2' generates 3 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1356: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_reg_1576' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1358: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_reg_1581' generates 2 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_Matrix_Vector_Activa.v:1360: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_973_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_StreamingFCLayer_Batch_0_hx7mdm4o/project_StreamingFCLayer_Batch_0/sol1/impl/verilog//StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.v:217: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_mirza/pyverilator_StreamingFCLayer_Batch_0_6yf5z_pk'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mirza/pyverilator_StreamingFCLayer_Batch_0_6yf5z_pk/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Syms.cpp VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__Trace__Slow.cpp > VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11   -c -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.cpp\n",
      "      Archiving VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a ...\n",
      "ar r VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLcls.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALLsup.o\n",
      "ranlib VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a    -o VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_mirza/pyverilator_StreamingFCLayer_Batch_0_6yf5z_pk'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VStreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0__ALL.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "StreamingFCLayer_Batch_0\n"
     ]
    }
   ],
   "source": [
    "# mem_mode: const or decoupled\n",
    "mem_mode = \"decoupled\"\n",
    "# activation: None or DataType\n",
    "act = DataType.INT4\n",
    "# weight datatype\n",
    "wdt = DataType.INT4\n",
    "# input datatype\n",
    "idt = DataType.INT4\n",
    "# neuron folding, -1 is maximum possible\n",
    "nf = -1\n",
    "# synapse folding, -1 is maximum possible\n",
    "sf = -1\n",
    "# HLS matrix width (input features)\n",
    "mw = 16\n",
    "# HLS matrix height (output features)\n",
    "mh = 16\n",
    "\n",
    "test_fpgadataflow_fclayer_rtlsim(mem_mode, idt, wdt, act, nf, sf, mw, mh)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "1c0e623d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[ 1.  0. -4. -3.  2. -1.  6.  0.  3.  4.  0. -3.  3.  5. -1.  1.]]\n",
      "[[ 1.  0. -4. -3.  2. -1.  6.  0.  3.  4.  0. -3.  3.  5. -1.  1.]]\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "\n",
    "y_produced = np.load(\"/tmp/fcmodel_yproduced.npy\")\n",
    "y_expected = np.load(\"/tmp/fcmodel_yexpected.npy\")\n",
    "\n",
    "print(y_produced)\n",
    "\n",
    "print(y_expected)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "a2a81085",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Serving '/tmp/fcmodel.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://localhost:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f9dcac0be50>"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "\n",
    "showInNetron(\"/tmp/fcmodel.onnx\")\n",
    "#showInNetron(\"/tmp/fcmodel_postHLS.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "6c892516",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/fcmodel_postHLS.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://localhost:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7f9de3a72d30>"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "showInNetron(\"/tmp/fcmodel_postHLS.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "eb5137e4",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
