
RC522.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000614c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  0800634c  0800634c  0000734c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006570  08006570  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006570  08006570  00007570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006578  08006578  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006578  08006578  00007578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800657c  0800657c  0000757c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006580  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  20000068  080065e8  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d8  080065e8  000082d8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e056  00000000  00000000  00008096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002256  00000000  00000000  000160ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  00018348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a4  00000000  00000000  00018e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028676  00000000  00000000  00019724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eae5  00000000  00000000  00041d9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f594b  00000000  00000000  0005087f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001461ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003544  00000000  00000000  00146210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00149754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000068 	.word	0x20000068
 800021c:	00000000 	.word	0x00000000
 8000220:	08006334 	.word	0x08006334

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000006c 	.word	0x2000006c
 800023c:	08006334 	.word	0x08006334

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <__aeabi_uldivmod>:
 8000300:	b953      	cbnz	r3, 8000318 <__aeabi_uldivmod+0x18>
 8000302:	b94a      	cbnz	r2, 8000318 <__aeabi_uldivmod+0x18>
 8000304:	2900      	cmp	r1, #0
 8000306:	bf08      	it	eq
 8000308:	2800      	cmpeq	r0, #0
 800030a:	bf1c      	itt	ne
 800030c:	f04f 31ff 	movne.w	r1, #4294967295
 8000310:	f04f 30ff 	movne.w	r0, #4294967295
 8000314:	f000 b988 	b.w	8000628 <__aeabi_idiv0>
 8000318:	f1ad 0c08 	sub.w	ip, sp, #8
 800031c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000320:	f000 f806 	bl	8000330 <__udivmoddi4>
 8000324:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000328:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800032c:	b004      	add	sp, #16
 800032e:	4770      	bx	lr

08000330 <__udivmoddi4>:
 8000330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000334:	9d08      	ldr	r5, [sp, #32]
 8000336:	468e      	mov	lr, r1
 8000338:	4604      	mov	r4, r0
 800033a:	4688      	mov	r8, r1
 800033c:	2b00      	cmp	r3, #0
 800033e:	d14a      	bne.n	80003d6 <__udivmoddi4+0xa6>
 8000340:	428a      	cmp	r2, r1
 8000342:	4617      	mov	r7, r2
 8000344:	d962      	bls.n	800040c <__udivmoddi4+0xdc>
 8000346:	fab2 f682 	clz	r6, r2
 800034a:	b14e      	cbz	r6, 8000360 <__udivmoddi4+0x30>
 800034c:	f1c6 0320 	rsb	r3, r6, #32
 8000350:	fa01 f806 	lsl.w	r8, r1, r6
 8000354:	fa20 f303 	lsr.w	r3, r0, r3
 8000358:	40b7      	lsls	r7, r6
 800035a:	ea43 0808 	orr.w	r8, r3, r8
 800035e:	40b4      	lsls	r4, r6
 8000360:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	fbb8 f1fe 	udiv	r1, r8, lr
 800036c:	0c23      	lsrs	r3, r4, #16
 800036e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000372:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000376:	fb01 f20c 	mul.w	r2, r1, ip
 800037a:	429a      	cmp	r2, r3
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0x62>
 800037e:	18fb      	adds	r3, r7, r3
 8000380:	f101 30ff 	add.w	r0, r1, #4294967295
 8000384:	f080 80ea 	bcs.w	800055c <__udivmoddi4+0x22c>
 8000388:	429a      	cmp	r2, r3
 800038a:	f240 80e7 	bls.w	800055c <__udivmoddi4+0x22c>
 800038e:	3902      	subs	r1, #2
 8000390:	443b      	add	r3, r7
 8000392:	1a9a      	subs	r2, r3, r2
 8000394:	b2a3      	uxth	r3, r4
 8000396:	fbb2 f0fe 	udiv	r0, r2, lr
 800039a:	fb0e 2210 	mls	r2, lr, r0, r2
 800039e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003a6:	459c      	cmp	ip, r3
 80003a8:	d909      	bls.n	80003be <__udivmoddi4+0x8e>
 80003aa:	18fb      	adds	r3, r7, r3
 80003ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80003b0:	f080 80d6 	bcs.w	8000560 <__udivmoddi4+0x230>
 80003b4:	459c      	cmp	ip, r3
 80003b6:	f240 80d3 	bls.w	8000560 <__udivmoddi4+0x230>
 80003ba:	443b      	add	r3, r7
 80003bc:	3802      	subs	r0, #2
 80003be:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003c2:	eba3 030c 	sub.w	r3, r3, ip
 80003c6:	2100      	movs	r1, #0
 80003c8:	b11d      	cbz	r5, 80003d2 <__udivmoddi4+0xa2>
 80003ca:	40f3      	lsrs	r3, r6
 80003cc:	2200      	movs	r2, #0
 80003ce:	e9c5 3200 	strd	r3, r2, [r5]
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d905      	bls.n	80003e6 <__udivmoddi4+0xb6>
 80003da:	b10d      	cbz	r5, 80003e0 <__udivmoddi4+0xb0>
 80003dc:	e9c5 0100 	strd	r0, r1, [r5]
 80003e0:	2100      	movs	r1, #0
 80003e2:	4608      	mov	r0, r1
 80003e4:	e7f5      	b.n	80003d2 <__udivmoddi4+0xa2>
 80003e6:	fab3 f183 	clz	r1, r3
 80003ea:	2900      	cmp	r1, #0
 80003ec:	d146      	bne.n	800047c <__udivmoddi4+0x14c>
 80003ee:	4573      	cmp	r3, lr
 80003f0:	d302      	bcc.n	80003f8 <__udivmoddi4+0xc8>
 80003f2:	4282      	cmp	r2, r0
 80003f4:	f200 8105 	bhi.w	8000602 <__udivmoddi4+0x2d2>
 80003f8:	1a84      	subs	r4, r0, r2
 80003fa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003fe:	2001      	movs	r0, #1
 8000400:	4690      	mov	r8, r2
 8000402:	2d00      	cmp	r5, #0
 8000404:	d0e5      	beq.n	80003d2 <__udivmoddi4+0xa2>
 8000406:	e9c5 4800 	strd	r4, r8, [r5]
 800040a:	e7e2      	b.n	80003d2 <__udivmoddi4+0xa2>
 800040c:	2a00      	cmp	r2, #0
 800040e:	f000 8090 	beq.w	8000532 <__udivmoddi4+0x202>
 8000412:	fab2 f682 	clz	r6, r2
 8000416:	2e00      	cmp	r6, #0
 8000418:	f040 80a4 	bne.w	8000564 <__udivmoddi4+0x234>
 800041c:	1a8a      	subs	r2, r1, r2
 800041e:	0c03      	lsrs	r3, r0, #16
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	b280      	uxth	r0, r0
 8000426:	b2bc      	uxth	r4, r7
 8000428:	2101      	movs	r1, #1
 800042a:	fbb2 fcfe 	udiv	ip, r2, lr
 800042e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000432:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000436:	fb04 f20c 	mul.w	r2, r4, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x11e>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000444:	d202      	bcs.n	800044c <__udivmoddi4+0x11c>
 8000446:	429a      	cmp	r2, r3
 8000448:	f200 80e0 	bhi.w	800060c <__udivmoddi4+0x2dc>
 800044c:	46c4      	mov	ip, r8
 800044e:	1a9b      	subs	r3, r3, r2
 8000450:	fbb3 f2fe 	udiv	r2, r3, lr
 8000454:	fb0e 3312 	mls	r3, lr, r2, r3
 8000458:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800045c:	fb02 f404 	mul.w	r4, r2, r4
 8000460:	429c      	cmp	r4, r3
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x144>
 8000464:	18fb      	adds	r3, r7, r3
 8000466:	f102 30ff 	add.w	r0, r2, #4294967295
 800046a:	d202      	bcs.n	8000472 <__udivmoddi4+0x142>
 800046c:	429c      	cmp	r4, r3
 800046e:	f200 80ca 	bhi.w	8000606 <__udivmoddi4+0x2d6>
 8000472:	4602      	mov	r2, r0
 8000474:	1b1b      	subs	r3, r3, r4
 8000476:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800047a:	e7a5      	b.n	80003c8 <__udivmoddi4+0x98>
 800047c:	f1c1 0620 	rsb	r6, r1, #32
 8000480:	408b      	lsls	r3, r1
 8000482:	fa22 f706 	lsr.w	r7, r2, r6
 8000486:	431f      	orrs	r7, r3
 8000488:	fa0e f401 	lsl.w	r4, lr, r1
 800048c:	fa20 f306 	lsr.w	r3, r0, r6
 8000490:	fa2e fe06 	lsr.w	lr, lr, r6
 8000494:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000498:	4323      	orrs	r3, r4
 800049a:	fa00 f801 	lsl.w	r8, r0, r1
 800049e:	fa1f fc87 	uxth.w	ip, r7
 80004a2:	fbbe f0f9 	udiv	r0, lr, r9
 80004a6:	0c1c      	lsrs	r4, r3, #16
 80004a8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004ac:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004b0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ba:	d909      	bls.n	80004d0 <__udivmoddi4+0x1a0>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 3aff 	add.w	sl, r0, #4294967295
 80004c2:	f080 809c 	bcs.w	80005fe <__udivmoddi4+0x2ce>
 80004c6:	45a6      	cmp	lr, r4
 80004c8:	f240 8099 	bls.w	80005fe <__udivmoddi4+0x2ce>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	eba4 040e 	sub.w	r4, r4, lr
 80004d4:	fa1f fe83 	uxth.w	lr, r3
 80004d8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004dc:	fb09 4413 	mls	r4, r9, r3, r4
 80004e0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004e4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004e8:	45a4      	cmp	ip, r4
 80004ea:	d908      	bls.n	80004fe <__udivmoddi4+0x1ce>
 80004ec:	193c      	adds	r4, r7, r4
 80004ee:	f103 3eff 	add.w	lr, r3, #4294967295
 80004f2:	f080 8082 	bcs.w	80005fa <__udivmoddi4+0x2ca>
 80004f6:	45a4      	cmp	ip, r4
 80004f8:	d97f      	bls.n	80005fa <__udivmoddi4+0x2ca>
 80004fa:	3b02      	subs	r3, #2
 80004fc:	443c      	add	r4, r7
 80004fe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000502:	eba4 040c 	sub.w	r4, r4, ip
 8000506:	fba0 ec02 	umull	lr, ip, r0, r2
 800050a:	4564      	cmp	r4, ip
 800050c:	4673      	mov	r3, lr
 800050e:	46e1      	mov	r9, ip
 8000510:	d362      	bcc.n	80005d8 <__udivmoddi4+0x2a8>
 8000512:	d05f      	beq.n	80005d4 <__udivmoddi4+0x2a4>
 8000514:	b15d      	cbz	r5, 800052e <__udivmoddi4+0x1fe>
 8000516:	ebb8 0203 	subs.w	r2, r8, r3
 800051a:	eb64 0409 	sbc.w	r4, r4, r9
 800051e:	fa04 f606 	lsl.w	r6, r4, r6
 8000522:	fa22 f301 	lsr.w	r3, r2, r1
 8000526:	431e      	orrs	r6, r3
 8000528:	40cc      	lsrs	r4, r1
 800052a:	e9c5 6400 	strd	r6, r4, [r5]
 800052e:	2100      	movs	r1, #0
 8000530:	e74f      	b.n	80003d2 <__udivmoddi4+0xa2>
 8000532:	fbb1 fcf2 	udiv	ip, r1, r2
 8000536:	0c01      	lsrs	r1, r0, #16
 8000538:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800053c:	b280      	uxth	r0, r0
 800053e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000542:	463b      	mov	r3, r7
 8000544:	4638      	mov	r0, r7
 8000546:	463c      	mov	r4, r7
 8000548:	46b8      	mov	r8, r7
 800054a:	46be      	mov	lr, r7
 800054c:	2620      	movs	r6, #32
 800054e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000552:	eba2 0208 	sub.w	r2, r2, r8
 8000556:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800055a:	e766      	b.n	800042a <__udivmoddi4+0xfa>
 800055c:	4601      	mov	r1, r0
 800055e:	e718      	b.n	8000392 <__udivmoddi4+0x62>
 8000560:	4610      	mov	r0, r2
 8000562:	e72c      	b.n	80003be <__udivmoddi4+0x8e>
 8000564:	f1c6 0220 	rsb	r2, r6, #32
 8000568:	fa2e f302 	lsr.w	r3, lr, r2
 800056c:	40b7      	lsls	r7, r6
 800056e:	40b1      	lsls	r1, r6
 8000570:	fa20 f202 	lsr.w	r2, r0, r2
 8000574:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000578:	430a      	orrs	r2, r1
 800057a:	fbb3 f8fe 	udiv	r8, r3, lr
 800057e:	b2bc      	uxth	r4, r7
 8000580:	fb0e 3318 	mls	r3, lr, r8, r3
 8000584:	0c11      	lsrs	r1, r2, #16
 8000586:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800058a:	fb08 f904 	mul.w	r9, r8, r4
 800058e:	40b0      	lsls	r0, r6
 8000590:	4589      	cmp	r9, r1
 8000592:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000596:	b280      	uxth	r0, r0
 8000598:	d93e      	bls.n	8000618 <__udivmoddi4+0x2e8>
 800059a:	1879      	adds	r1, r7, r1
 800059c:	f108 3cff 	add.w	ip, r8, #4294967295
 80005a0:	d201      	bcs.n	80005a6 <__udivmoddi4+0x276>
 80005a2:	4589      	cmp	r9, r1
 80005a4:	d81f      	bhi.n	80005e6 <__udivmoddi4+0x2b6>
 80005a6:	eba1 0109 	sub.w	r1, r1, r9
 80005aa:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ae:	fb09 f804 	mul.w	r8, r9, r4
 80005b2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005b6:	b292      	uxth	r2, r2
 80005b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005bc:	4542      	cmp	r2, r8
 80005be:	d229      	bcs.n	8000614 <__udivmoddi4+0x2e4>
 80005c0:	18ba      	adds	r2, r7, r2
 80005c2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005c6:	d2c4      	bcs.n	8000552 <__udivmoddi4+0x222>
 80005c8:	4542      	cmp	r2, r8
 80005ca:	d2c2      	bcs.n	8000552 <__udivmoddi4+0x222>
 80005cc:	f1a9 0102 	sub.w	r1, r9, #2
 80005d0:	443a      	add	r2, r7
 80005d2:	e7be      	b.n	8000552 <__udivmoddi4+0x222>
 80005d4:	45f0      	cmp	r8, lr
 80005d6:	d29d      	bcs.n	8000514 <__udivmoddi4+0x1e4>
 80005d8:	ebbe 0302 	subs.w	r3, lr, r2
 80005dc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005e0:	3801      	subs	r0, #1
 80005e2:	46e1      	mov	r9, ip
 80005e4:	e796      	b.n	8000514 <__udivmoddi4+0x1e4>
 80005e6:	eba7 0909 	sub.w	r9, r7, r9
 80005ea:	4449      	add	r1, r9
 80005ec:	f1a8 0c02 	sub.w	ip, r8, #2
 80005f0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f4:	fb09 f804 	mul.w	r8, r9, r4
 80005f8:	e7db      	b.n	80005b2 <__udivmoddi4+0x282>
 80005fa:	4673      	mov	r3, lr
 80005fc:	e77f      	b.n	80004fe <__udivmoddi4+0x1ce>
 80005fe:	4650      	mov	r0, sl
 8000600:	e766      	b.n	80004d0 <__udivmoddi4+0x1a0>
 8000602:	4608      	mov	r0, r1
 8000604:	e6fd      	b.n	8000402 <__udivmoddi4+0xd2>
 8000606:	443b      	add	r3, r7
 8000608:	3a02      	subs	r2, #2
 800060a:	e733      	b.n	8000474 <__udivmoddi4+0x144>
 800060c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000610:	443b      	add	r3, r7
 8000612:	e71c      	b.n	800044e <__udivmoddi4+0x11e>
 8000614:	4649      	mov	r1, r9
 8000616:	e79c      	b.n	8000552 <__udivmoddi4+0x222>
 8000618:	eba1 0109 	sub.w	r1, r1, r9
 800061c:	46c4      	mov	ip, r8
 800061e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000622:	fb09 f804 	mul.w	r8, r9, r4
 8000626:	e7c4      	b.n	80005b2 <__udivmoddi4+0x282>

08000628 <__aeabi_idiv0>:
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop

0800062c <calc_crc>:

/* ErrorReg mask (Balboa uses 0x13 for BufferOvfl, ParityErr, ProtocolErr) */
#define ERROR_MASK          0x13

static uint8_t calc_crc(MFRC522_t *dev, const uint8_t *data, uint8_t len, uint8_t out2[2])
{
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b089      	sub	sp, #36	@ 0x24
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	603b      	str	r3, [r7, #0]
 8000638:	4613      	mov	r3, r2
 800063a:	71fb      	strb	r3, [r7, #7]
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 800063c:	2200      	movs	r2, #0
 800063e:	2101      	movs	r1, #1
 8000640:	68f8      	ldr	r0, [r7, #12]
 8000642:	f000 fb77 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_DivIrqReg, 0x7F);
 8000646:	227f      	movs	r2, #127	@ 0x7f
 8000648:	2105      	movs	r1, #5
 800064a:	68f8      	ldr	r0, [r7, #12]
 800064c:	f000 fb72 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80); /* flush FIFO */
 8000650:	2280      	movs	r2, #128	@ 0x80
 8000652:	210a      	movs	r1, #10
 8000654:	68f8      	ldr	r0, [r7, #12]
 8000656:	f000 fb6d 	bl	8000d34 <MFRC522_WriteReg>

    for (uint8_t i = 0; i < len; i++) MFRC522_WriteReg(dev, PCD_FIFODataReg, data[i]);
 800065a:	2300      	movs	r3, #0
 800065c:	77fb      	strb	r3, [r7, #31]
 800065e:	e00b      	b.n	8000678 <calc_crc+0x4c>
 8000660:	7ffb      	ldrb	r3, [r7, #31]
 8000662:	68ba      	ldr	r2, [r7, #8]
 8000664:	4413      	add	r3, r2
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	461a      	mov	r2, r3
 800066a:	2109      	movs	r1, #9
 800066c:	68f8      	ldr	r0, [r7, #12]
 800066e:	f000 fb61 	bl	8000d34 <MFRC522_WriteReg>
 8000672:	7ffb      	ldrb	r3, [r7, #31]
 8000674:	3301      	adds	r3, #1
 8000676:	77fb      	strb	r3, [r7, #31]
 8000678:	7ffa      	ldrb	r2, [r7, #31]
 800067a:	79fb      	ldrb	r3, [r7, #7]
 800067c:	429a      	cmp	r2, r3
 800067e:	d3ef      	bcc.n	8000660 <calc_crc+0x34>

    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_CalcCRC);
 8000680:	2203      	movs	r2, #3
 8000682:	2101      	movs	r1, #1
 8000684:	68f8      	ldr	r0, [r7, #12]
 8000686:	f000 fb55 	bl	8000d34 <MFRC522_WriteReg>

    uint32_t t0 = HAL_GetTick();
 800068a:	f001 f9e9 	bl	8001a60 <HAL_GetTick>
 800068e:	61b8      	str	r0, [r7, #24]
    while (1) {
        uint8_t n = MFRC522_ReadReg(dev, PCD_DivIrqReg);
 8000690:	2105      	movs	r1, #5
 8000692:	68f8      	ldr	r0, [r7, #12]
 8000694:	f000 fb71 	bl	8000d7a <MFRC522_ReadReg>
 8000698:	4603      	mov	r3, r0
 800069a:	75fb      	strb	r3, [r7, #23]
        if (n & DIVIRQ_CRCIRq) break;
 800069c:	7dfb      	ldrb	r3, [r7, #23]
 800069e:	f003 0304 	and.w	r3, r3, #4
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d108      	bne.n	80006b8 <calc_crc+0x8c>
        if ((HAL_GetTick() - t0) > 30) return STATUS_TIMEOUT;
 80006a6:	f001 f9db 	bl	8001a60 <HAL_GetTick>
 80006aa:	4602      	mov	r2, r0
 80006ac:	69bb      	ldr	r3, [r7, #24]
 80006ae:	1ad3      	subs	r3, r2, r3
 80006b0:	2b1e      	cmp	r3, #30
 80006b2:	d9ed      	bls.n	8000690 <calc_crc+0x64>
 80006b4:	2303      	movs	r3, #3
 80006b6:	e016      	b.n	80006e6 <calc_crc+0xba>
        if (n & DIVIRQ_CRCIRq) break;
 80006b8:	bf00      	nop
    }

    out2[0] = MFRC522_ReadReg(dev, PCD_CRCResultRegL);
 80006ba:	2122      	movs	r1, #34	@ 0x22
 80006bc:	68f8      	ldr	r0, [r7, #12]
 80006be:	f000 fb5c 	bl	8000d7a <MFRC522_ReadReg>
 80006c2:	4603      	mov	r3, r0
 80006c4:	461a      	mov	r2, r3
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	701a      	strb	r2, [r3, #0]
    out2[1] = MFRC522_ReadReg(dev, PCD_CRCResultRegH);
 80006ca:	683b      	ldr	r3, [r7, #0]
 80006cc:	1c5c      	adds	r4, r3, #1
 80006ce:	2121      	movs	r1, #33	@ 0x21
 80006d0:	68f8      	ldr	r0, [r7, #12]
 80006d2:	f000 fb52 	bl	8000d7a <MFRC522_ReadReg>
 80006d6:	4603      	mov	r3, r0
 80006d8:	7023      	strb	r3, [r4, #0]

    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 80006da:	2200      	movs	r2, #0
 80006dc:	2101      	movs	r1, #1
 80006de:	68f8      	ldr	r0, [r7, #12]
 80006e0:	f000 fb28 	bl	8000d34 <MFRC522_WriteReg>
    return STATUS_OK;
 80006e4:	2300      	movs	r3, #0
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3724      	adds	r7, #36	@ 0x24
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd90      	pop	{r4, r7, pc}

080006ee <communicate_with_picc>:
                                     const uint8_t *sendData, uint8_t sendLen,
                                     uint8_t *backData, uint8_t *backLen,
                                     uint8_t *validBits,
                                     uint8_t rxAlign, uint8_t txLastBits,
                                     uint32_t timeoutMs)
{
 80006ee:	b590      	push	{r4, r7, lr}
 80006f0:	b089      	sub	sp, #36	@ 0x24
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	60f8      	str	r0, [r7, #12]
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	460b      	mov	r3, r1
 80006fa:	72fb      	strb	r3, [r7, #11]
 80006fc:	4613      	mov	r3, r2
 80006fe:	72bb      	strb	r3, [r7, #10]
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000700:	2200      	movs	r2, #0
 8000702:	2101      	movs	r1, #1
 8000704:	68f8      	ldr	r0, [r7, #12]
 8000706:	f000 fb15 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);
 800070a:	227f      	movs	r2, #127	@ 0x7f
 800070c:	2104      	movs	r1, #4
 800070e:	68f8      	ldr	r0, [r7, #12]
 8000710:	f000 fb10 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80); /* flush FIFO */
 8000714:	2280      	movs	r2, #128	@ 0x80
 8000716:	210a      	movs	r1, #10
 8000718:	68f8      	ldr	r0, [r7, #12]
 800071a:	f000 fb0b 	bl	8000d34 <MFRC522_WriteReg>

    /* Bit framing */
    MFRC522_WriteReg(dev, PCD_BitFramingReg, (uint8_t)((rxAlign << 4) | (txLastBits & 0x07)));
 800071e:	f997 3040 	ldrsb.w	r3, [r7, #64]	@ 0x40
 8000722:	011b      	lsls	r3, r3, #4
 8000724:	b25a      	sxtb	r2, r3
 8000726:	f997 3044 	ldrsb.w	r3, [r7, #68]	@ 0x44
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4313      	orrs	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2db      	uxtb	r3, r3
 8000736:	461a      	mov	r2, r3
 8000738:	210d      	movs	r1, #13
 800073a:	68f8      	ldr	r0, [r7, #12]
 800073c:	f000 fafa 	bl	8000d34 <MFRC522_WriteReg>

    for (uint8_t i = 0; i < sendLen; i++) MFRC522_WriteReg(dev, PCD_FIFODataReg, sendData[i]);
 8000740:	2300      	movs	r3, #0
 8000742:	77fb      	strb	r3, [r7, #31]
 8000744:	e00b      	b.n	800075e <communicate_with_picc+0x70>
 8000746:	7ffb      	ldrb	r3, [r7, #31]
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	4413      	add	r3, r2
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	461a      	mov	r2, r3
 8000750:	2109      	movs	r1, #9
 8000752:	68f8      	ldr	r0, [r7, #12]
 8000754:	f000 faee 	bl	8000d34 <MFRC522_WriteReg>
 8000758:	7ffb      	ldrb	r3, [r7, #31]
 800075a:	3301      	adds	r3, #1
 800075c:	77fb      	strb	r3, [r7, #31]
 800075e:	7ffa      	ldrb	r2, [r7, #31]
 8000760:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000764:	429a      	cmp	r2, r3
 8000766:	d3ee      	bcc.n	8000746 <communicate_with_picc+0x58>

    MFRC522_WriteReg(dev, PCD_CommandReg, command);
 8000768:	7afb      	ldrb	r3, [r7, #11]
 800076a:	461a      	mov	r2, r3
 800076c:	2101      	movs	r1, #1
 800076e:	68f8      	ldr	r0, [r7, #12]
 8000770:	f000 fae0 	bl	8000d34 <MFRC522_WriteReg>
    if (command == PCD_Transceive) {
 8000774:	7afb      	ldrb	r3, [r7, #11]
 8000776:	2b0c      	cmp	r3, #12
 8000778:	d104      	bne.n	8000784 <communicate_with_picc+0x96>
        MFRC522_SetBitMask(dev, PCD_BitFramingReg, 0x80); /* StartSend */
 800077a:	2280      	movs	r2, #128	@ 0x80
 800077c:	210d      	movs	r1, #13
 800077e:	68f8      	ldr	r0, [r7, #12]
 8000780:	f000 fb2a 	bl	8000dd8 <MFRC522_SetBitMask>
    }

    uint32_t t0 = HAL_GetTick();
 8000784:	f001 f96c 	bl	8001a60 <HAL_GetTick>
 8000788:	61b8      	str	r0, [r7, #24]
    while (1) {
        uint8_t n = MFRC522_ReadReg(dev, PCD_ComIrqReg);
 800078a:	2104      	movs	r1, #4
 800078c:	68f8      	ldr	r0, [r7, #12]
 800078e:	f000 faf4 	bl	8000d7a <MFRC522_ReadReg>
 8000792:	4603      	mov	r3, r0
 8000794:	75fb      	strb	r3, [r7, #23]
        if (n & waitIRq) break;
 8000796:	7dfa      	ldrb	r2, [r7, #23]
 8000798:	7abb      	ldrb	r3, [r7, #10]
 800079a:	4013      	ands	r3, r2
 800079c:	b2db      	uxtb	r3, r3
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d110      	bne.n	80007c4 <communicate_with_picc+0xd6>
        if (n & IRQ_TIMER) return STATUS_TIMEOUT;
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	f003 0301 	and.w	r3, r3, #1
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <communicate_with_picc+0xc2>
 80007ac:	2303      	movs	r3, #3
 80007ae:	e059      	b.n	8000864 <communicate_with_picc+0x176>
        if ((HAL_GetTick() - t0) > timeoutMs) return STATUS_TIMEOUT;
 80007b0:	f001 f956 	bl	8001a60 <HAL_GetTick>
 80007b4:	4602      	mov	r2, r0
 80007b6:	69bb      	ldr	r3, [r7, #24]
 80007b8:	1ad3      	subs	r3, r2, r3
 80007ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80007bc:	429a      	cmp	r2, r3
 80007be:	d2e4      	bcs.n	800078a <communicate_with_picc+0x9c>
 80007c0:	2303      	movs	r3, #3
 80007c2:	e04f      	b.n	8000864 <communicate_with_picc+0x176>
        if (n & waitIRq) break;
 80007c4:	bf00      	nop
    }

    if (command == PCD_Transceive) {
 80007c6:	7afb      	ldrb	r3, [r7, #11]
 80007c8:	2b0c      	cmp	r3, #12
 80007ca:	d104      	bne.n	80007d6 <communicate_with_picc+0xe8>
        MFRC522_ClearBitMask(dev, PCD_BitFramingReg, 0x80); /* StopSend */
 80007cc:	2280      	movs	r2, #128	@ 0x80
 80007ce:	210d      	movs	r1, #13
 80007d0:	68f8      	ldr	r0, [r7, #12]
 80007d2:	f000 fb1d 	bl	8000e10 <MFRC522_ClearBitMask>
    }

    uint8_t err = MFRC522_ReadReg(dev, PCD_ErrorReg);
 80007d6:	2106      	movs	r1, #6
 80007d8:	68f8      	ldr	r0, [r7, #12]
 80007da:	f000 face 	bl	8000d7a <MFRC522_ReadReg>
 80007de:	4603      	mov	r3, r0
 80007e0:	75bb      	strb	r3, [r7, #22]
    if (err & ERROR_MASK) return STATUS_ERROR;
 80007e2:	7dbb      	ldrb	r3, [r7, #22]
 80007e4:	f003 0313 	and.w	r3, r3, #19
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <communicate_with_picc+0x102>
 80007ec:	2301      	movs	r3, #1
 80007ee:	e039      	b.n	8000864 <communicate_with_picc+0x176>

    if (backData && backLen) {
 80007f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d035      	beq.n	8000862 <communicate_with_picc+0x174>
 80007f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d032      	beq.n	8000862 <communicate_with_picc+0x174>
        uint8_t n = MFRC522_ReadReg(dev, PCD_FIFOLevelReg) & 0x7F;
 80007fc:	210a      	movs	r1, #10
 80007fe:	68f8      	ldr	r0, [r7, #12]
 8000800:	f000 fabb 	bl	8000d7a <MFRC522_ReadReg>
 8000804:	4603      	mov	r3, r0
 8000806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800080a:	757b      	strb	r3, [r7, #21]
        if (n > *backLen) return STATUS_NO_ROOM;
 800080c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	7d7a      	ldrb	r2, [r7, #21]
 8000812:	429a      	cmp	r2, r3
 8000814:	d901      	bls.n	800081a <communicate_with_picc+0x12c>
 8000816:	2304      	movs	r3, #4
 8000818:	e024      	b.n	8000864 <communicate_with_picc+0x176>

        *backLen = n;
 800081a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800081c:	7d7a      	ldrb	r2, [r7, #21]
 800081e:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < n; i++) backData[i] = MFRC522_ReadReg(dev, PCD_FIFODataReg);
 8000820:	2300      	movs	r3, #0
 8000822:	77bb      	strb	r3, [r7, #30]
 8000824:	e00b      	b.n	800083e <communicate_with_picc+0x150>
 8000826:	7fbb      	ldrb	r3, [r7, #30]
 8000828:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800082a:	18d4      	adds	r4, r2, r3
 800082c:	2109      	movs	r1, #9
 800082e:	68f8      	ldr	r0, [r7, #12]
 8000830:	f000 faa3 	bl	8000d7a <MFRC522_ReadReg>
 8000834:	4603      	mov	r3, r0
 8000836:	7023      	strb	r3, [r4, #0]
 8000838:	7fbb      	ldrb	r3, [r7, #30]
 800083a:	3301      	adds	r3, #1
 800083c:	77bb      	strb	r3, [r7, #30]
 800083e:	7fba      	ldrb	r2, [r7, #30]
 8000840:	7d7b      	ldrb	r3, [r7, #21]
 8000842:	429a      	cmp	r2, r3
 8000844:	d3ef      	bcc.n	8000826 <communicate_with_picc+0x138>

        uint8_t _validBits = MFRC522_ReadReg(dev, PCD_ControlReg) & 0x07;
 8000846:	210c      	movs	r1, #12
 8000848:	68f8      	ldr	r0, [r7, #12]
 800084a:	f000 fa96 	bl	8000d7a <MFRC522_ReadReg>
 800084e:	4603      	mov	r3, r0
 8000850:	f003 0307 	and.w	r3, r3, #7
 8000854:	753b      	strb	r3, [r7, #20]
        if (validBits) *validBits = _validBits;
 8000856:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000858:	2b00      	cmp	r3, #0
 800085a:	d002      	beq.n	8000862 <communicate_with_picc+0x174>
 800085c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800085e:	7d3a      	ldrb	r2, [r7, #20]
 8000860:	701a      	strb	r2, [r3, #0]
    }

    return STATUS_OK;
 8000862:	2300      	movs	r3, #0
}
 8000864:	4618      	mov	r0, r3
 8000866:	3724      	adds	r7, #36	@ 0x24
 8000868:	46bd      	mov	sp, r7
 800086a:	bd90      	pop	{r4, r7, pc}

0800086c <picc_reqa_wupa>:

static uint8_t picc_reqa_wupa(MFRC522_t *dev, uint8_t cmd, uint8_t atqa[2])
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b08e      	sub	sp, #56	@ 0x38
 8000870:	af08      	add	r7, sp, #32
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	460b      	mov	r3, r1
 8000876:	607a      	str	r2, [r7, #4]
 8000878:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[1] = {cmd};
 800087a:	7afb      	ldrb	r3, [r7, #11]
 800087c:	753b      	strb	r3, [r7, #20]
    uint8_t len = 2;
 800087e:	2302      	movs	r3, #2
 8000880:	74fb      	strb	r3, [r7, #19]
    uint8_t vb = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	74bb      	strb	r3, [r7, #18]

    /* REQA/WUPA: 7 bits */
    uint8_t st = communicate_with_picc(dev, PCD_Transceive, (IRQ_RX | IRQ_IDLE),
 8000886:	f107 0214 	add.w	r2, r7, #20
 800088a:	2332      	movs	r3, #50	@ 0x32
 800088c:	9306      	str	r3, [sp, #24]
 800088e:	2307      	movs	r3, #7
 8000890:	9305      	str	r3, [sp, #20]
 8000892:	2300      	movs	r3, #0
 8000894:	9304      	str	r3, [sp, #16]
 8000896:	f107 0312 	add.w	r3, r7, #18
 800089a:	9303      	str	r3, [sp, #12]
 800089c:	f107 0313 	add.w	r3, r7, #19
 80008a0:	9302      	str	r3, [sp, #8]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	9301      	str	r3, [sp, #4]
 80008a6:	2301      	movs	r3, #1
 80008a8:	9300      	str	r3, [sp, #0]
 80008aa:	4613      	mov	r3, r2
 80008ac:	2230      	movs	r2, #48	@ 0x30
 80008ae:	210c      	movs	r1, #12
 80008b0:	68f8      	ldr	r0, [r7, #12]
 80008b2:	f7ff ff1c 	bl	80006ee <communicate_with_picc>
 80008b6:	4603      	mov	r3, r0
 80008b8:	75fb      	strb	r3, [r7, #23]
                                       buf, 1,
                                       atqa, &len,
                                       &vb,
                                       0, 7,
                                       50);
    if (st != STATUS_OK) return st;
 80008ba:	7dfb      	ldrb	r3, [r7, #23]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <picc_reqa_wupa+0x58>
 80008c0:	7dfb      	ldrb	r3, [r7, #23]
 80008c2:	e008      	b.n	80008d6 <picc_reqa_wupa+0x6a>
    if (len != 2 || vb != 0) return STATUS_ERROR;
 80008c4:	7cfb      	ldrb	r3, [r7, #19]
 80008c6:	2b02      	cmp	r3, #2
 80008c8:	d102      	bne.n	80008d0 <picc_reqa_wupa+0x64>
 80008ca:	7cbb      	ldrb	r3, [r7, #18]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <picc_reqa_wupa+0x68>
 80008d0:	2301      	movs	r3, #1
 80008d2:	e000      	b.n	80008d6 <picc_reqa_wupa+0x6a>
    return STATUS_OK;
 80008d4:	2300      	movs	r3, #0
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3718      	adds	r7, #24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <MFRC522_PICC_RequestA>:

uint8_t MFRC522_PICC_RequestA(MFRC522_t *dev, uint8_t atqa[2])
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
 80008e6:	6039      	str	r1, [r7, #0]
    return picc_reqa_wupa(dev, PICC_CMD_REQA, atqa);
 80008e8:	683a      	ldr	r2, [r7, #0]
 80008ea:	2126      	movs	r1, #38	@ 0x26
 80008ec:	6878      	ldr	r0, [r7, #4]
 80008ee:	f7ff ffbd 	bl	800086c <picc_reqa_wupa>
 80008f2:	4603      	mov	r3, r0
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <MFRC522_PICC_WakeupA>:

uint8_t MFRC522_PICC_WakeupA(MFRC522_t *dev, uint8_t atqa[2])
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
    return picc_reqa_wupa(dev, PICC_CMD_WUPA, atqa);
 8000906:	683a      	ldr	r2, [r7, #0]
 8000908:	2152      	movs	r1, #82	@ 0x52
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f7ff ffae 	bl	800086c <picc_reqa_wupa>
 8000910:	4603      	mov	r3, r0
}
 8000912:	4618      	mov	r0, r3
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}

0800091a <MFRC522_PICC_AnticollCL1>:

uint8_t MFRC522_PICC_AnticollCL1(MFRC522_t *dev, uint8_t uid_bcc5[5])
{
 800091a:	b580      	push	{r7, lr}
 800091c:	b08c      	sub	sp, #48	@ 0x30
 800091e:	af08      	add	r7, sp, #32
 8000920:	6078      	str	r0, [r7, #4]
 8000922:	6039      	str	r1, [r7, #0]
    uint8_t buf[2] = {PICC_CMD_SEL_CL1, 0x20};
 8000924:	f242 0393 	movw	r3, #8339	@ 0x2093
 8000928:	81bb      	strh	r3, [r7, #12]
    uint8_t backLen = 5;
 800092a:	2305      	movs	r3, #5
 800092c:	72fb      	strb	r3, [r7, #11]
    uint8_t vb = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	72bb      	strb	r3, [r7, #10]

    /* Clear collision bits */
    MFRC522_ClearBitMask(dev, PCD_CollReg, 0x80);
 8000932:	2280      	movs	r2, #128	@ 0x80
 8000934:	210e      	movs	r1, #14
 8000936:	6878      	ldr	r0, [r7, #4]
 8000938:	f000 fa6a 	bl	8000e10 <MFRC522_ClearBitMask>

    uint8_t st = communicate_with_picc(dev, PCD_Transceive, (IRQ_RX | IRQ_IDLE),
 800093c:	f107 020c 	add.w	r2, r7, #12
 8000940:	233c      	movs	r3, #60	@ 0x3c
 8000942:	9306      	str	r3, [sp, #24]
 8000944:	2300      	movs	r3, #0
 8000946:	9305      	str	r3, [sp, #20]
 8000948:	2300      	movs	r3, #0
 800094a:	9304      	str	r3, [sp, #16]
 800094c:	f107 030a 	add.w	r3, r7, #10
 8000950:	9303      	str	r3, [sp, #12]
 8000952:	f107 030b 	add.w	r3, r7, #11
 8000956:	9302      	str	r3, [sp, #8]
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	9301      	str	r3, [sp, #4]
 800095c:	2302      	movs	r3, #2
 800095e:	9300      	str	r3, [sp, #0]
 8000960:	4613      	mov	r3, r2
 8000962:	2230      	movs	r2, #48	@ 0x30
 8000964:	210c      	movs	r1, #12
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f7ff fec1 	bl	80006ee <communicate_with_picc>
 800096c:	4603      	mov	r3, r0
 800096e:	73fb      	strb	r3, [r7, #15]
                                       buf, 2,
                                       uid_bcc5, &backLen,
                                       &vb,
                                       0, 0,
                                       60);
    if (st != STATUS_OK) return st;
 8000970:	7bfb      	ldrb	r3, [r7, #15]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MFRC522_PICC_AnticollCL1+0x60>
 8000976:	7bfb      	ldrb	r3, [r7, #15]
 8000978:	e01d      	b.n	80009b6 <MFRC522_PICC_AnticollCL1+0x9c>
    if (backLen != 5 || vb != 0) return STATUS_ERROR;
 800097a:	7afb      	ldrb	r3, [r7, #11]
 800097c:	2b05      	cmp	r3, #5
 800097e:	d102      	bne.n	8000986 <MFRC522_PICC_AnticollCL1+0x6c>
 8000980:	7abb      	ldrb	r3, [r7, #10]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MFRC522_PICC_AnticollCL1+0x70>
 8000986:	2301      	movs	r3, #1
 8000988:	e015      	b.n	80009b6 <MFRC522_PICC_AnticollCL1+0x9c>

    /* Fix/verify BCC (XOR of first 4 bytes) */
    uint8_t bcc = uid_bcc5[0] ^ uid_bcc5[1] ^ uid_bcc5[2] ^ uid_bcc5[3];
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	781a      	ldrb	r2, [r3, #0]
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	3301      	adds	r3, #1
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	4053      	eors	r3, r2
 8000996:	b2da      	uxtb	r2, r3
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	3302      	adds	r3, #2
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	4053      	eors	r3, r2
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	3303      	adds	r3, #3
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	4053      	eors	r3, r2
 80009aa:	73bb      	strb	r3, [r7, #14]
    uid_bcc5[4] = bcc;
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	3304      	adds	r3, #4
 80009b0:	7bba      	ldrb	r2, [r7, #14]
 80009b2:	701a      	strb	r2, [r3, #0]

    return STATUS_OK;
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <MFRC522_SelectCL1_GetSAK>:

uint8_t MFRC522_SelectCL1_GetSAK(MFRC522_t *dev, const uint8_t uid_bcc5[5], uint8_t *sak_out)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b092      	sub	sp, #72	@ 0x48
 80009c2:	af08      	add	r7, sp, #32
 80009c4:	60f8      	str	r0, [r7, #12]
 80009c6:	60b9      	str	r1, [r7, #8]
 80009c8:	607a      	str	r2, [r7, #4]
    uint8_t buf[9];
    buf[0] = PICC_CMD_SEL_CL1;
 80009ca:	2393      	movs	r3, #147	@ 0x93
 80009cc:	773b      	strb	r3, [r7, #28]
    buf[1] = 0x70;
 80009ce:	2370      	movs	r3, #112	@ 0x70
 80009d0:	777b      	strb	r3, [r7, #29]
    memcpy(&buf[2], uid_bcc5, 5);
 80009d2:	f107 031c 	add.w	r3, r7, #28
 80009d6:	3302      	adds	r3, #2
 80009d8:	2205      	movs	r2, #5
 80009da:	68b9      	ldr	r1, [r7, #8]
 80009dc:	4618      	mov	r0, r3
 80009de:	f004 ff94 	bl	800590a <memcpy>

    uint8_t crc[2];
    if (calc_crc(dev, buf, 7, crc) != STATUS_OK) return STATUS_ERROR;
 80009e2:	f107 0318 	add.w	r3, r7, #24
 80009e6:	f107 011c 	add.w	r1, r7, #28
 80009ea:	2207      	movs	r2, #7
 80009ec:	68f8      	ldr	r0, [r7, #12]
 80009ee:	f7ff fe1d 	bl	800062c <calc_crc>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MFRC522_SelectCL1_GetSAK+0x3e>
 80009f8:	2301      	movs	r3, #1
 80009fa:	e03f      	b.n	8000a7c <MFRC522_SelectCL1_GetSAK+0xbe>
    buf[7] = crc[0];
 80009fc:	7e3b      	ldrb	r3, [r7, #24]
 80009fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    buf[8] = crc[1];
 8000a02:	7e7b      	ldrb	r3, [r7, #25]
 8000a04:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    uint8_t resp[3] = {0};
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	460a      	mov	r2, r1
 8000a10:	801a      	strh	r2, [r3, #0]
 8000a12:	460a      	mov	r2, r1
 8000a14:	709a      	strb	r2, [r3, #2]
    uint8_t respLen = sizeof(resp);
 8000a16:	2303      	movs	r3, #3
 8000a18:	74fb      	strb	r3, [r7, #19]
    uint8_t vb = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	74bb      	strb	r3, [r7, #18]

    uint8_t st = communicate_with_picc(dev, PCD_Transceive, (IRQ_RX | IRQ_IDLE),
 8000a1e:	f107 021c 	add.w	r2, r7, #28
 8000a22:	233c      	movs	r3, #60	@ 0x3c
 8000a24:	9306      	str	r3, [sp, #24]
 8000a26:	2300      	movs	r3, #0
 8000a28:	9305      	str	r3, [sp, #20]
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	9304      	str	r3, [sp, #16]
 8000a2e:	f107 0312 	add.w	r3, r7, #18
 8000a32:	9303      	str	r3, [sp, #12]
 8000a34:	f107 0313 	add.w	r3, r7, #19
 8000a38:	9302      	str	r3, [sp, #8]
 8000a3a:	f107 0314 	add.w	r3, r7, #20
 8000a3e:	9301      	str	r3, [sp, #4]
 8000a40:	2309      	movs	r3, #9
 8000a42:	9300      	str	r3, [sp, #0]
 8000a44:	4613      	mov	r3, r2
 8000a46:	2230      	movs	r2, #48	@ 0x30
 8000a48:	210c      	movs	r1, #12
 8000a4a:	68f8      	ldr	r0, [r7, #12]
 8000a4c:	f7ff fe4f 	bl	80006ee <communicate_with_picc>
 8000a50:	4603      	mov	r3, r0
 8000a52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                       buf, 9,
                                       resp, &respLen,
                                       &vb,
                                       0, 0,
                                       60);
    if (st != STATUS_OK) return st;
 8000a56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d002      	beq.n	8000a64 <MFRC522_SelectCL1_GetSAK+0xa6>
 8000a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a62:	e00b      	b.n	8000a7c <MFRC522_SelectCL1_GetSAK+0xbe>
    if (respLen < 1) return STATUS_ERROR;
 8000a64:	7cfb      	ldrb	r3, [r7, #19]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d101      	bne.n	8000a6e <MFRC522_SelectCL1_GetSAK+0xb0>
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e006      	b.n	8000a7c <MFRC522_SelectCL1_GetSAK+0xbe>

    if (sak_out) *sak_out = resp[0];
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d002      	beq.n	8000a7a <MFRC522_SelectCL1_GetSAK+0xbc>
 8000a74:	7d3a      	ldrb	r2, [r7, #20]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	701a      	strb	r2, [r3, #0]
    return STATUS_OK;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3728      	adds	r7, #40	@ 0x28
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <mifare_auth>:

static uint8_t mifare_auth(MFRC522_t *dev, uint8_t cmd, uint8_t blockAddr,
                           const uint8_t key6[6], const uint8_t uid4[4])
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08a      	sub	sp, #40	@ 0x28
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	460b      	mov	r3, r1
 8000a90:	72fb      	strb	r3, [r7, #11]
 8000a92:	4613      	mov	r3, r2
 8000a94:	72bb      	strb	r3, [r7, #10]
    uint8_t buf[12];
    buf[0] = cmd;
 8000a96:	7afb      	ldrb	r3, [r7, #11]
 8000a98:	743b      	strb	r3, [r7, #16]
    buf[1] = blockAddr;
 8000a9a:	7abb      	ldrb	r3, [r7, #10]
 8000a9c:	747b      	strb	r3, [r7, #17]
    memcpy(&buf[2], key6, 6);
 8000a9e:	f107 0310 	add.w	r3, r7, #16
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	2206      	movs	r2, #6
 8000aa6:	6879      	ldr	r1, [r7, #4]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f004 ff2e 	bl	800590a <memcpy>
    memcpy(&buf[8], uid4, 4);
 8000aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	61bb      	str	r3, [r7, #24]

    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_Idle);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	68f8      	ldr	r0, [r7, #12]
 8000aba:	f000 f93b 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_ComIrqReg, 0x7F);
 8000abe:	227f      	movs	r2, #127	@ 0x7f
 8000ac0:	2104      	movs	r1, #4
 8000ac2:	68f8      	ldr	r0, [r7, #12]
 8000ac4:	f000 f936 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_FIFOLevelReg, 0x80);
 8000ac8:	2280      	movs	r2, #128	@ 0x80
 8000aca:	210a      	movs	r1, #10
 8000acc:	68f8      	ldr	r0, [r7, #12]
 8000ace:	f000 f931 	bl	8000d34 <MFRC522_WriteReg>
    for (uint8_t i = 0; i < sizeof(buf); i++) MFRC522_WriteReg(dev, PCD_FIFODataReg, buf[i]);
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000ad8:	e00f      	b.n	8000afa <mifare_auth+0x76>
 8000ada:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ade:	3328      	adds	r3, #40	@ 0x28
 8000ae0:	443b      	add	r3, r7
 8000ae2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	2109      	movs	r1, #9
 8000aea:	68f8      	ldr	r0, [r7, #12]
 8000aec:	f000 f922 	bl	8000d34 <MFRC522_WriteReg>
 8000af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000af4:	3301      	adds	r3, #1
 8000af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000afa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000afe:	2b0b      	cmp	r3, #11
 8000b00:	d9eb      	bls.n	8000ada <mifare_auth+0x56>

    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_MFAuthent);
 8000b02:	220e      	movs	r2, #14
 8000b04:	2101      	movs	r1, #1
 8000b06:	68f8      	ldr	r0, [r7, #12]
 8000b08:	f000 f914 	bl	8000d34 <MFRC522_WriteReg>

    uint32_t t0 = HAL_GetTick();
 8000b0c:	f000 ffa8 	bl	8001a60 <HAL_GetTick>
 8000b10:	6238      	str	r0, [r7, #32]
    while (1) {
        uint8_t irq = MFRC522_ReadReg(dev, PCD_ComIrqReg);
 8000b12:	2104      	movs	r1, #4
 8000b14:	68f8      	ldr	r0, [r7, #12]
 8000b16:	f000 f930 	bl	8000d7a <MFRC522_ReadReg>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	77fb      	strb	r3, [r7, #31]
        if (irq & (IRQ_IDLE | IRQ_ERR | IRQ_TIMER)) break;
 8000b1e:	7ffb      	ldrb	r3, [r7, #31]
 8000b20:	f003 0313 	and.w	r3, r3, #19
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d108      	bne.n	8000b3a <mifare_auth+0xb6>
        if ((HAL_GetTick() - t0) > 120) return STATUS_TIMEOUT;
 8000b28:	f000 ff9a 	bl	8001a60 <HAL_GetTick>
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	6a3b      	ldr	r3, [r7, #32]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	2b78      	cmp	r3, #120	@ 0x78
 8000b34:	d9ed      	bls.n	8000b12 <mifare_auth+0x8e>
 8000b36:	2303      	movs	r3, #3
 8000b38:	e00c      	b.n	8000b54 <mifare_auth+0xd0>
        if (irq & (IRQ_IDLE | IRQ_ERR | IRQ_TIMER)) break;
 8000b3a:	bf00      	nop
    }

    return (MFRC522_ReadReg(dev, PCD_Status2Reg) & STATUS2_CRYPTO1ON) ? STATUS_OK : STATUS_ERROR;
 8000b3c:	2108      	movs	r1, #8
 8000b3e:	68f8      	ldr	r0, [r7, #12]
 8000b40:	f000 f91b 	bl	8000d7a <MFRC522_ReadReg>
 8000b44:	4603      	mov	r3, r0
 8000b46:	f003 0308 	and.w	r3, r3, #8
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	bf0c      	ite	eq
 8000b4e:	2301      	moveq	r3, #1
 8000b50:	2300      	movne	r3, #0
 8000b52:	b2db      	uxtb	r3, r3
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3728      	adds	r7, #40	@ 0x28
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <MFRC522_MifareAuthKeyA>:

uint8_t MFRC522_MifareAuthKeyA(MFRC522_t *dev, uint8_t blockAddr, const uint8_t keyA6[6], const uint8_t uid4[4])
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b086      	sub	sp, #24
 8000b60:	af02      	add	r7, sp, #8
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	607a      	str	r2, [r7, #4]
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	460b      	mov	r3, r1
 8000b6a:	72fb      	strb	r3, [r7, #11]
    return mifare_auth(dev, PICC_MF_AUTH_KEYA, blockAddr, keyA6, uid4);
 8000b6c:	7afa      	ldrb	r2, [r7, #11]
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	9300      	str	r3, [sp, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2160      	movs	r1, #96	@ 0x60
 8000b76:	68f8      	ldr	r0, [r7, #12]
 8000b78:	f7ff ff84 	bl	8000a84 <mifare_auth>
 8000b7c:	4603      	mov	r3, r0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <MFRC522_MifareReadBlock16>:
{
    return mifare_auth(dev, PICC_MF_AUTH_KEYB, blockAddr, keyB6, uid4);
}

uint8_t MFRC522_MifareReadBlock16(MFRC522_t *dev, uint8_t blockAddr, uint8_t out16[16])
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	b096      	sub	sp, #88	@ 0x58
 8000b8a:	af08      	add	r7, sp, #32
 8000b8c:	60f8      	str	r0, [r7, #12]
 8000b8e:	460b      	mov	r3, r1
 8000b90:	607a      	str	r2, [r7, #4]
 8000b92:	72fb      	strb	r3, [r7, #11]
    uint8_t cmd[4] = {PICC_MF_READ, blockAddr, 0, 0};
 8000b94:	2330      	movs	r3, #48	@ 0x30
 8000b96:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8000b9a:	7afb      	ldrb	r3, [r7, #11]
 8000b9c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    uint8_t crc[2];
    if (calc_crc(dev, cmd, 2, crc) != STATUS_OK) return STATUS_ERROR;
 8000bac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bb0:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f7ff fd38 	bl	800062c <calc_crc>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MFRC522_MifareReadBlock16+0x40>
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e043      	b.n	8000c4e <MFRC522_MifareReadBlock16+0xc8>
    cmd[2] = crc[0]; cmd[3] = crc[1];
 8000bc6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000bca:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8000bce:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000bd2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    uint8_t resp[18] = {0};
 8000bd6:	f107 0318 	add.w	r3, r7, #24
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
 8000be4:	821a      	strh	r2, [r3, #16]
    uint8_t respLen = sizeof(resp);
 8000be6:	2312      	movs	r3, #18
 8000be8:	75fb      	strb	r3, [r7, #23]
    uint8_t vb = 0;
 8000bea:	2300      	movs	r3, #0
 8000bec:	75bb      	strb	r3, [r7, #22]

    uint8_t st = communicate_with_picc(dev, PCD_Transceive, (IRQ_RX | IRQ_IDLE),
 8000bee:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000bf2:	2350      	movs	r3, #80	@ 0x50
 8000bf4:	9306      	str	r3, [sp, #24]
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	9305      	str	r3, [sp, #20]
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	9304      	str	r3, [sp, #16]
 8000bfe:	f107 0316 	add.w	r3, r7, #22
 8000c02:	9303      	str	r3, [sp, #12]
 8000c04:	f107 0317 	add.w	r3, r7, #23
 8000c08:	9302      	str	r3, [sp, #8]
 8000c0a:	f107 0318 	add.w	r3, r7, #24
 8000c0e:	9301      	str	r3, [sp, #4]
 8000c10:	2304      	movs	r3, #4
 8000c12:	9300      	str	r3, [sp, #0]
 8000c14:	4613      	mov	r3, r2
 8000c16:	2230      	movs	r2, #48	@ 0x30
 8000c18:	210c      	movs	r1, #12
 8000c1a:	68f8      	ldr	r0, [r7, #12]
 8000c1c:	f7ff fd67 	bl	80006ee <communicate_with_picc>
 8000c20:	4603      	mov	r3, r0
 8000c22:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                                       cmd, 4,
                                       resp, &respLen,
                                       &vb,
                                       0, 0,
                                       80);
    if (st != STATUS_OK) return st;
 8000c26:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d002      	beq.n	8000c34 <MFRC522_MifareReadBlock16+0xae>
 8000c2e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000c32:	e00c      	b.n	8000c4e <MFRC522_MifareReadBlock16+0xc8>
    if (respLen < 16) return STATUS_ERROR;
 8000c34:	7dfb      	ldrb	r3, [r7, #23]
 8000c36:	2b0f      	cmp	r3, #15
 8000c38:	d801      	bhi.n	8000c3e <MFRC522_MifareReadBlock16+0xb8>
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e007      	b.n	8000c4e <MFRC522_MifareReadBlock16+0xc8>

    memcpy(out16, resp, 16);
 8000c3e:	f107 0318 	add.w	r3, r7, #24
 8000c42:	2210      	movs	r2, #16
 8000c44:	4619      	mov	r1, r3
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f004 fe5f 	bl	800590a <memcpy>
    return STATUS_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3738      	adds	r7, #56	@ 0x38
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <MFRC522_StopCrypto1>:

    return STATUS_OK;
}

void MFRC522_StopCrypto1(MFRC522_t *dev)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b082      	sub	sp, #8
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
    MFRC522_ClearBitMask(dev, PCD_Status2Reg, STATUS2_CRYPTO1ON);
 8000c5e:	2208      	movs	r2, #8
 8000c60:	2108      	movs	r1, #8
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f000 f8d4 	bl	8000e10 <MFRC522_ClearBitMask>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <MFRC522_PICC_HaltA>:

uint8_t MFRC522_PICC_HaltA(MFRC522_t *dev)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08e      	sub	sp, #56	@ 0x38
 8000c74:	af08      	add	r7, sp, #32
 8000c76:	6078      	str	r0, [r7, #4]
    uint8_t buf[4] = {PICC_CMD_HLTA, 0x00, 0x00, 0x00};
 8000c78:	2350      	movs	r3, #80	@ 0x50
 8000c7a:	613b      	str	r3, [r7, #16]
    uint8_t crc[2];
    if (calc_crc(dev, buf, 2, crc) != STATUS_OK) return STATUS_ERROR;
 8000c7c:	f107 030c 	add.w	r3, r7, #12
 8000c80:	f107 0110 	add.w	r1, r7, #16
 8000c84:	2202      	movs	r2, #2
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	f7ff fcd0 	bl	800062c <calc_crc>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MFRC522_PICC_HaltA+0x26>
 8000c92:	2301      	movs	r3, #1
 8000c94:	e02a      	b.n	8000cec <MFRC522_PICC_HaltA+0x7c>
    buf[2] = crc[0];
 8000c96:	7b3b      	ldrb	r3, [r7, #12]
 8000c98:	74bb      	strb	r3, [r7, #18]
    buf[3] = crc[1];
 8000c9a:	7b7b      	ldrb	r3, [r7, #13]
 8000c9c:	74fb      	strb	r3, [r7, #19]

    /* Many PICCs do not respond to HALT; ignore TIMEOUT */
    uint8_t dummy = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	72fb      	strb	r3, [r7, #11]
    uint8_t len = 1;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	72bb      	strb	r3, [r7, #10]
    uint8_t vb = 0;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	727b      	strb	r3, [r7, #9]
    uint8_t st = communicate_with_picc(dev, PCD_Transceive, IRQ_IDLE,
 8000caa:	f107 0210 	add.w	r2, r7, #16
 8000cae:	231e      	movs	r3, #30
 8000cb0:	9306      	str	r3, [sp, #24]
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	9305      	str	r3, [sp, #20]
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	9304      	str	r3, [sp, #16]
 8000cba:	f107 0309 	add.w	r3, r7, #9
 8000cbe:	9303      	str	r3, [sp, #12]
 8000cc0:	f107 030a 	add.w	r3, r7, #10
 8000cc4:	9302      	str	r3, [sp, #8]
 8000cc6:	f107 030b 	add.w	r3, r7, #11
 8000cca:	9301      	str	r3, [sp, #4]
 8000ccc:	2304      	movs	r3, #4
 8000cce:	9300      	str	r3, [sp, #0]
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	2210      	movs	r2, #16
 8000cd4:	210c      	movs	r1, #12
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f7ff fd09 	bl	80006ee <communicate_with_picc>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	75fb      	strb	r3, [r7, #23]
                                       buf, 4,
                                       &dummy, &len,
                                       &vb,
                                       0, 0,
                                       30);
    if (st == STATUS_TIMEOUT) return STATUS_OK;
 8000ce0:	7dfb      	ldrb	r3, [r7, #23]
 8000ce2:	2b03      	cmp	r3, #3
 8000ce4:	d101      	bne.n	8000cea <MFRC522_PICC_HaltA+0x7a>
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e000      	b.n	8000cec <MFRC522_PICC_HaltA+0x7c>
    return st;
 8000cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3718      	adds	r7, #24
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <cs_low>:
#include "MFRC522_STM32.h"

/* SPI helper */
static inline void cs_low(MFRC522_t *d)  { HAL_GPIO_WritePin(d->csPort, d->csPin, GPIO_PIN_RESET); }
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6858      	ldr	r0, [r3, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	891b      	ldrh	r3, [r3, #8]
 8000d04:	2200      	movs	r2, #0
 8000d06:	4619      	mov	r1, r3
 8000d08:	f001 fa2a 	bl	8002160 <HAL_GPIO_WritePin>
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <cs_high>:
static inline void cs_high(MFRC522_t *d) { HAL_GPIO_WritePin(d->csPort, d->csPin, GPIO_PIN_SET);   }
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6858      	ldr	r0, [r3, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	891b      	ldrh	r3, [r3, #8]
 8000d24:	2201      	movs	r2, #1
 8000d26:	4619      	mov	r1, r3
 8000d28:	f001 fa1a 	bl	8002160 <HAL_GPIO_WritePin>
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <MFRC522_WriteReg>:

void MFRC522_WriteReg(MFRC522_t *dev, uint8_t reg, uint8_t val)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	70fb      	strb	r3, [r7, #3]
 8000d40:	4613      	mov	r3, r2
 8000d42:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[2];
    buf[0] = (uint8_t)((reg << 1) & 0x7E); /* MSB=0 write */
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	733b      	strb	r3, [r7, #12]
    buf[1] = val;
 8000d52:	78bb      	ldrb	r3, [r7, #2]
 8000d54:	737b      	strb	r3, [r7, #13]

    cs_low(dev);
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f7ff ffcc 	bl	8000cf4 <cs_low>
    (void)HAL_SPI_Transmit(dev->hspi, buf, 2, 100);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6818      	ldr	r0, [r3, #0]
 8000d60:	f107 010c 	add.w	r1, r7, #12
 8000d64:	2364      	movs	r3, #100	@ 0x64
 8000d66:	2202      	movs	r2, #2
 8000d68:	f002 fbb9 	bl	80034de <HAL_SPI_Transmit>
    cs_high(dev);
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff ffd1 	bl	8000d14 <cs_high>
}
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <MFRC522_ReadReg>:

uint8_t MFRC522_ReadReg(MFRC522_t *dev, uint8_t reg)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b084      	sub	sp, #16
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
 8000d82:	460b      	mov	r3, r1
 8000d84:	70fb      	strb	r3, [r7, #3]
    uint8_t addr = (uint8_t)(((reg << 1) & 0x7E) | 0x80); /* MSB=1 read */
 8000d86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	b25b      	sxtb	r3, r3
 8000d8e:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000d92:	b25b      	sxtb	r3, r3
 8000d94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d98:	b25b      	sxtb	r3, r3
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	73fb      	strb	r3, [r7, #15]
    uint8_t val  = 0x00;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73bb      	strb	r3, [r7, #14]

    cs_low(dev);
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f7ff ffa6 	bl	8000cf4 <cs_low>
    (void)HAL_SPI_Transmit(dev->hspi, &addr, 1, 100);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6818      	ldr	r0, [r3, #0]
 8000dac:	f107 010f 	add.w	r1, r7, #15
 8000db0:	2364      	movs	r3, #100	@ 0x64
 8000db2:	2201      	movs	r2, #1
 8000db4:	f002 fb93 	bl	80034de <HAL_SPI_Transmit>
    (void)HAL_SPI_Receive(dev->hspi, &val, 1, 100);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6818      	ldr	r0, [r3, #0]
 8000dbc:	f107 010e 	add.w	r1, r7, #14
 8000dc0:	2364      	movs	r3, #100	@ 0x64
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	f002 fd01 	bl	80037ca <HAL_SPI_Receive>
    cs_high(dev);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ffa3 	bl	8000d14 <cs_high>

    return val;
 8000dce:	7bbb      	ldrb	r3, [r7, #14]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <MFRC522_SetBitMask>:

void MFRC522_SetBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	460b      	mov	r3, r1
 8000de2:	70fb      	strb	r3, [r7, #3]
 8000de4:	4613      	mov	r3, r2
 8000de6:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 8000de8:	78fb      	ldrb	r3, [r7, #3]
 8000dea:	4619      	mov	r1, r3
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f7ff ffc4 	bl	8000d7a <MFRC522_ReadReg>
 8000df2:	4603      	mov	r3, r0
 8000df4:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, (uint8_t)(tmp | mask));
 8000df6:	7bfa      	ldrb	r2, [r7, #15]
 8000df8:	78bb      	ldrb	r3, [r7, #2]
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	78fb      	ldrb	r3, [r7, #3]
 8000e00:	4619      	mov	r1, r3
 8000e02:	6878      	ldr	r0, [r7, #4]
 8000e04:	f7ff ff96 	bl	8000d34 <MFRC522_WriteReg>
}
 8000e08:	bf00      	nop
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(MFRC522_t *dev, uint8_t reg, uint8_t mask)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	70fb      	strb	r3, [r7, #3]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	70bb      	strb	r3, [r7, #2]
    uint8_t tmp = MFRC522_ReadReg(dev, reg);
 8000e20:	78fb      	ldrb	r3, [r7, #3]
 8000e22:	4619      	mov	r1, r3
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff ffa8 	bl	8000d7a <MFRC522_ReadReg>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	73fb      	strb	r3, [r7, #15]
    MFRC522_WriteReg(dev, reg, (uint8_t)(tmp & (~mask)));
 8000e2e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000e32:	43db      	mvns	r3, r3
 8000e34:	b25a      	sxtb	r2, r3
 8000e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	b25b      	sxtb	r3, r3
 8000e3e:	b2da      	uxtb	r2, r3
 8000e40:	78fb      	ldrb	r3, [r7, #3]
 8000e42:	4619      	mov	r1, r3
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff ff75 	bl	8000d34 <MFRC522_WriteReg>
}
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <antenna_on>:

static void antenna_on(MFRC522_t *dev)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b084      	sub	sp, #16
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
    uint8_t val = MFRC522_ReadReg(dev, PCD_TxControlReg);
 8000e5a:	2114      	movs	r1, #20
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff ff8c 	bl	8000d7a <MFRC522_ReadReg>
 8000e62:	4603      	mov	r3, r0
 8000e64:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x03U) != 0x03U) {
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
 8000e68:	f003 0303 	and.w	r3, r3, #3
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d004      	beq.n	8000e7a <antenna_on+0x28>
        MFRC522_SetBitMask(dev, PCD_TxControlReg, 0x03U);
 8000e70:	2203      	movs	r2, #3
 8000e72:	2114      	movs	r1, #20
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff ffaf 	bl	8000dd8 <MFRC522_SetBitMask>
    }
}
 8000e7a:	bf00      	nop
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <soft_reset>:

static void soft_reset(MFRC522_t *dev)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b084      	sub	sp, #16
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
    MFRC522_WriteReg(dev, PCD_CommandReg, PCD_SoftReset);
 8000e8a:	220f      	movs	r2, #15
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f7ff ff50 	bl	8000d34 <MFRC522_WriteReg>
    HAL_Delay(50);
 8000e94:	2032      	movs	r0, #50	@ 0x32
 8000e96:	f000 fdef 	bl	8001a78 <HAL_Delay>
    /* wait for PowerDown bit to clear */
    for (int i = 0; i < 50; i++) {
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	e00e      	b.n	8000ebe <soft_reset+0x3c>
        if ((MFRC522_ReadReg(dev, PCD_CommandReg) & (1U<<4)) == 0) break;
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ff69 	bl	8000d7a <MFRC522_ReadReg>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	f003 0310 	and.w	r3, r3, #16
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d009      	beq.n	8000ec6 <soft_reset+0x44>
        HAL_Delay(1);
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	f000 fde0 	bl	8001a78 <HAL_Delay>
    for (int i = 0; i < 50; i++) {
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	60fb      	str	r3, [r7, #12]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	2b31      	cmp	r3, #49	@ 0x31
 8000ec2:	dded      	ble.n	8000ea0 <soft_reset+0x1e>
    }
}
 8000ec4:	e000      	b.n	8000ec8 <soft_reset+0x46>
        if ((MFRC522_ReadReg(dev, PCD_CommandReg) & (1U<<4)) == 0) break;
 8000ec6:	bf00      	nop
}
 8000ec8:	bf00      	nop
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <MFRC522_Init>:

void MFRC522_Init(MFRC522_t *dev)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
    /* Ensure CS is high */
    cs_high(dev);
 8000ed8:	6878      	ldr	r0, [r7, #4]
 8000eda:	f7ff ff1b 	bl	8000d14 <cs_high>

    /* Optional HW reset pin */
    if (dev->rstPort) {
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d015      	beq.n	8000f12 <MFRC522_Init+0x42>
        HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_RESET);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	68d8      	ldr	r0, [r3, #12]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	8a1b      	ldrh	r3, [r3, #16]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f001 f935 	bl	8002160 <HAL_GPIO_WritePin>
        HAL_Delay(2);
 8000ef6:	2002      	movs	r0, #2
 8000ef8:	f000 fdbe 	bl	8001a78 <HAL_Delay>
        HAL_GPIO_WritePin(dev->rstPort, dev->rstPin, GPIO_PIN_SET);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	68d8      	ldr	r0, [r3, #12]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	8a1b      	ldrh	r3, [r3, #16]
 8000f04:	2201      	movs	r2, #1
 8000f06:	4619      	mov	r1, r3
 8000f08:	f001 f92a 	bl	8002160 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8000f0c:	2032      	movs	r0, #50	@ 0x32
 8000f0e:	f000 fdb3 	bl	8001a78 <HAL_Delay>
    }

    soft_reset(dev);
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f7ff ffb5 	bl	8000e82 <soft_reset>

    /* Timer settings (close to MiguelBalboa defaults) */
    MFRC522_WriteReg(dev, PCD_TModeReg,      0x80);
 8000f18:	2280      	movs	r2, #128	@ 0x80
 8000f1a:	212a      	movs	r1, #42	@ 0x2a
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff ff09 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TPrescalerReg, 0xA9);
 8000f22:	22a9      	movs	r2, #169	@ 0xa9
 8000f24:	212b      	movs	r1, #43	@ 0x2b
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f7ff ff04 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegH,   0x03);
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	212c      	movs	r1, #44	@ 0x2c
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f7ff feff 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_TReloadRegL,   0xE8);
 8000f36:	22e8      	movs	r2, #232	@ 0xe8
 8000f38:	212d      	movs	r1, #45	@ 0x2d
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff fefa 	bl	8000d34 <MFRC522_WriteReg>

    /* Force 100% ASK */
    MFRC522_WriteReg(dev, PCD_TxASKReg, 0x40);
 8000f40:	2240      	movs	r2, #64	@ 0x40
 8000f42:	2115      	movs	r1, #21
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f7ff fef5 	bl	8000d34 <MFRC522_WriteReg>

    /* IMPORTANT: CRC preset = 0x6363 for ISO14443A */
    MFRC522_WriteReg(dev, PCD_ModeReg, 0x3D);
 8000f4a:	223d      	movs	r2, #61	@ 0x3d
 8000f4c:	2111      	movs	r1, #17
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f7ff fef0 	bl	8000d34 <MFRC522_WriteReg>

    /* Recommended */
    MFRC522_WriteReg(dev, PCD_TxModeReg,   0x00);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2112      	movs	r1, #18
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f7ff feeb 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_RxModeReg,   0x00);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2113      	movs	r1, #19
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff fee6 	bl	8000d34 <MFRC522_WriteReg>
    MFRC522_WriteReg(dev, PCD_ModWidthReg, 0x26);
 8000f68:	2226      	movs	r2, #38	@ 0x26
 8000f6a:	2124      	movs	r1, #36	@ 0x24
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f7ff fee1 	bl	8000d34 <MFRC522_WriteReg>

    antenna_on(dev);
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f7ff ff6d 	bl	8000e52 <antenna_on>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <_write>:
/* USER CODE BEGIN 0 */
static MFRC522_t rfid;

/* --- printf -> USART3 --- */
int _write(int fd, char *buf, int len)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
    (void)fd;
    HAL_UART_Transmit(&huart3, (uint8_t*)buf, (uint16_t)len, 200);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	b29a      	uxth	r2, r3
 8000f90:	23c8      	movs	r3, #200	@ 0xc8
 8000f92:	68b9      	ldr	r1, [r7, #8]
 8000f94:	4803      	ldr	r0, [pc, #12]	@ (8000fa4 <_write+0x24>)
 8000f96:	f003 f9c1 	bl	800431c <HAL_UART_Transmit>
    return len;
 8000f9a:	687b      	ldr	r3, [r7, #4]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200000e8 	.word	0x200000e8

08000fa8 <token_has_pw>:

/* Token format: 'P','W',len,(ascii...) */
static int token_has_pw(const uint8_t t[16])
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    if (t[0] != 'P' || t[1] != 'W') return 0;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b50      	cmp	r3, #80	@ 0x50
 8000fb6:	d104      	bne.n	8000fc2 <token_has_pw+0x1a>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b57      	cmp	r3, #87	@ 0x57
 8000fc0:	d001      	beq.n	8000fc6 <token_has_pw+0x1e>
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	e007      	b.n	8000fd6 <token_has_pw+0x2e>
    if (t[2] > 13) return 0;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3302      	adds	r3, #2
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b0d      	cmp	r3, #13
 8000fce:	d901      	bls.n	8000fd4 <token_has_pw+0x2c>
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	e000      	b.n	8000fd6 <token_has_pw+0x2e>
    return 1;
 8000fd4:	2301      	movs	r3, #1
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <token_get_pw>:

static void token_get_pw(const uint8_t t[16], char out[14])
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b084      	sub	sp, #16
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
    memset(out, 0, 14);
 8000fec:	220e      	movs	r2, #14
 8000fee:	2100      	movs	r1, #0
 8000ff0:	6838      	ldr	r0, [r7, #0]
 8000ff2:	f004 fc0f 	bl	8005814 <memset>
    uint8_t n = t[2];
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3302      	adds	r3, #2
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	73fb      	strb	r3, [r7, #15]
    if (n > 13) n = 13;
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	2b0d      	cmp	r3, #13
 8001002:	d901      	bls.n	8001008 <token_get_pw+0x26>
 8001004:	230d      	movs	r3, #13
 8001006:	73fb      	strb	r3, [r7, #15]
    memcpy(out, &t[3], n);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3303      	adds	r3, #3
 800100c:	7bfa      	ldrb	r2, [r7, #15]
 800100e:	4619      	mov	r1, r3
 8001010:	6838      	ldr	r0, [r7, #0]
 8001012:	f004 fc7a 	bl	800590a <memcpy>
}
 8001016:	bf00      	nop
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <leds_ok>:

static void leds_ok(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_SET);   // PB0 ON
 8001024:	2201      	movs	r2, #1
 8001026:	2101      	movs	r1, #1
 8001028:	4805      	ldr	r0, [pc, #20]	@ (8001040 <leds_ok+0x20>)
 800102a:	f001 f899 	bl	8002160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // PB14 OFF
 800102e:	2200      	movs	r2, #0
 8001030:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001034:	4802      	ldr	r0, [pc, #8]	@ (8001040 <leds_ok+0x20>)
 8001036:	f001 f893 	bl	8002160 <HAL_GPIO_WritePin>
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40020400 	.word	0x40020400

08001044 <leds_fail>:

static void leds_fail(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET); // PB0 OFF
 8001048:	2200      	movs	r2, #0
 800104a:	2101      	movs	r1, #1
 800104c:	4805      	ldr	r0, [pc, #20]	@ (8001064 <leds_fail+0x20>)
 800104e:	f001 f887 	bl	8002160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);   // PB14 ON
 8001052:	2201      	movs	r2, #1
 8001054:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <leds_fail+0x20>)
 800105a:	f001 f881 	bl	8002160 <HAL_GPIO_WritePin>
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40020400 	.word	0x40020400

08001068 <leds_idle>:

static void leds_idle(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 800106c:	2200      	movs	r2, #0
 800106e:	2101      	movs	r1, #1
 8001070:	4805      	ldr	r0, [pc, #20]	@ (8001088 <leds_idle+0x20>)
 8001072:	f001 f875 	bl	8002160 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800107c:	4802      	ldr	r0, [pc, #8]	@ (8001088 <leds_idle+0x20>)
 800107e:	f001 f86f 	bl	8002160 <HAL_GPIO_WritePin>
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40020400 	.word	0x40020400

0800108c <waitcardRemoval>:

static void waitcardRemoval(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
    uint8_t atqa[2];
    /* Card removal detection: keep trying REQA; once it fails consistently -> removed */
    uint32_t stableMiss = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
    while (1) {
        if (MFRC522_PICC_RequestA(&rfid, atqa) == STATUS_OK) {
 8001096:	463b      	mov	r3, r7
 8001098:	4619      	mov	r1, r3
 800109a:	480c      	ldr	r0, [pc, #48]	@ (80010cc <waitcardRemoval+0x40>)
 800109c:	f7ff fc1f 	bl	80008de <MFRC522_PICC_RequestA>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d102      	bne.n	80010ac <waitcardRemoval+0x20>
            stableMiss = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	e005      	b.n	80010b8 <waitcardRemoval+0x2c>
        } else {
            stableMiss++;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3301      	adds	r3, #1
 80010b0:	607b      	str	r3, [r7, #4]
            if (stableMiss > 10) break; // ~10*50ms = 500ms
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b0a      	cmp	r3, #10
 80010b6:	d803      	bhi.n	80010c0 <waitcardRemoval+0x34>
        }
        HAL_Delay(50);
 80010b8:	2032      	movs	r0, #50	@ 0x32
 80010ba:	f000 fcdd 	bl	8001a78 <HAL_Delay>
        if (MFRC522_PICC_RequestA(&rfid, atqa) == STATUS_OK) {
 80010be:	e7ea      	b.n	8001096 <waitcardRemoval+0xa>
            if (stableMiss > 10) break; // ~10*50ms = 500ms
 80010c0:	bf00      	nop
    }
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000170 	.word	0x20000170

080010d0 <process_card_once_verify>:

static void process_card_once_verify(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b090      	sub	sp, #64	@ 0x40
 80010d4:	af02      	add	r7, sp, #8
    uint8_t atqa[2] = {0};
 80010d6:	2300      	movs	r3, #0
 80010d8:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t uid_bcc[5] = {0};
 80010da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	711a      	strb	r2, [r3, #4]
    uint8_t uid4[4] = {0};
 80010e4:	2300      	movs	r3, #0
 80010e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t sak = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Try REQA; if card is halted, try WUPA */
    uint8_t st = MFRC522_PICC_RequestA(&rfid, atqa);
 80010ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80010f2:	4619      	mov	r1, r3
 80010f4:	4870      	ldr	r0, [pc, #448]	@ (80012b8 <process_card_once_verify+0x1e8>)
 80010f6:	f7ff fbf2 	bl	80008de <MFRC522_PICC_RequestA>
 80010fa:	4603      	mov	r3, r0
 80010fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (st != STATUS_OK) {
 8001100:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001104:	2b00      	cmp	r3, #0
 8001106:	d00d      	beq.n	8001124 <process_card_once_verify+0x54>
        st = MFRC522_PICC_WakeupA(&rfid, atqa);
 8001108:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800110c:	4619      	mov	r1, r3
 800110e:	486a      	ldr	r0, [pc, #424]	@ (80012b8 <process_card_once_verify+0x1e8>)
 8001110:	f7ff fbf4 	bl	80008fc <MFRC522_PICC_WakeupA>
 8001114:	4603      	mov	r3, r0
 8001116:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (st != STATUS_OK) return;
 800111a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800111e:	2b00      	cmp	r3, #0
 8001120:	f040 80c3 	bne.w	80012aa <process_card_once_verify+0x1da>
    }

    if (MFRC522_PICC_AnticollCL1(&rfid, uid_bcc) != STATUS_OK) return;
 8001124:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001128:	4619      	mov	r1, r3
 800112a:	4863      	ldr	r0, [pc, #396]	@ (80012b8 <process_card_once_verify+0x1e8>)
 800112c:	f7ff fbf5 	bl	800091a <MFRC522_PICC_AnticollCL1>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	f040 80bb 	bne.w	80012ae <process_card_once_verify+0x1de>

    memcpy(uid4, uid_bcc, 4);
 8001138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800113a:	62bb      	str	r3, [r7, #40]	@ 0x28

    printf("\r\n[CARD] UID: %02X %02X %02X %02X\r\n", uid4[0],uid4[1],uid4[2],uid4[3]);
 800113c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001140:	4619      	mov	r1, r3
 8001142:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001146:	461a      	mov	r2, r3
 8001148:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800114c:	4618      	mov	r0, r3
 800114e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	4603      	mov	r3, r0
 8001156:	4859      	ldr	r0, [pc, #356]	@ (80012bc <process_card_once_verify+0x1ec>)
 8001158:	f004 fa14 	bl	8005584 <iprintf>
    printf("[CARD] ATQA: %02X %02X\r\n", atqa[0], atqa[1]);
 800115c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001160:	4619      	mov	r1, r3
 8001162:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001166:	461a      	mov	r2, r3
 8001168:	4855      	ldr	r0, [pc, #340]	@ (80012c0 <process_card_once_verify+0x1f0>)
 800116a:	f004 fa0b 	bl	8005584 <iprintf>

    if (MFRC522_SelectCL1_GetSAK(&rfid, uid_bcc, &sak) != STATUS_OK) {
 800116e:	f107 0227 	add.w	r2, r7, #39	@ 0x27
 8001172:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001176:	4619      	mov	r1, r3
 8001178:	484f      	ldr	r0, [pc, #316]	@ (80012b8 <process_card_once_verify+0x1e8>)
 800117a:	f7ff fc20 	bl	80009be <MFRC522_SelectCL1_GetSAK>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d00a      	beq.n	800119a <process_card_once_verify+0xca>
        printf("[CARD] SELECT FAIL\r\n");
 8001184:	484f      	ldr	r0, [pc, #316]	@ (80012c4 <process_card_once_verify+0x1f4>)
 8001186:	f004 fa65 	bl	8005654 <puts>
        leds_fail();
 800118a:	f7ff ff5b 	bl	8001044 <leds_fail>
        printf("[CARD] Kart kaldirilinca devam...\r\n");
 800118e:	484e      	ldr	r0, [pc, #312]	@ (80012c8 <process_card_once_verify+0x1f8>)
 8001190:	f004 fa60 	bl	8005654 <puts>
        waitcardRemoval();
 8001194:	f7ff ff7a 	bl	800108c <waitcardRemoval>
        return;
 8001198:	e08a      	b.n	80012b0 <process_card_once_verify+0x1e0>
    }
    printf("[CARD] SAK: %02X\r\n", sak);
 800119a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800119e:	4619      	mov	r1, r3
 80011a0:	484a      	ldr	r0, [pc, #296]	@ (80012cc <process_card_once_verify+0x1fc>)
 80011a2:	f004 f9ef 	bl	8005584 <iprintf>

    /* AUTH + READ token */
    uint8_t keyA[6] = KEYA_DEFAULT_6B;
 80011a6:	4a4a      	ldr	r2, [pc, #296]	@ (80012d0 <process_card_once_verify+0x200>)
 80011a8:	f107 0320 	add.w	r3, r7, #32
 80011ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011b0:	6018      	str	r0, [r3, #0]
 80011b2:	3304      	adds	r3, #4
 80011b4:	8019      	strh	r1, [r3, #0]
    uint8_t tok[16] = {0};
 80011b6:	f107 0310 	add.w	r3, r7, #16
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]

    if (MFRC522_MifareAuthKeyA(&rfid, TOKEN_BLOCK, keyA, uid4) != STATUS_OK) {
 80011c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011c8:	f107 0220 	add.w	r2, r7, #32
 80011cc:	2104      	movs	r1, #4
 80011ce:	483a      	ldr	r0, [pc, #232]	@ (80012b8 <process_card_once_verify+0x1e8>)
 80011d0:	f7ff fcc4 	bl	8000b5c <MFRC522_MifareAuthKeyA>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d011      	beq.n	80011fe <process_card_once_verify+0x12e>
        printf("[AUTH] FAIL (Block %d)\r\n", TOKEN_BLOCK);
 80011da:	2104      	movs	r1, #4
 80011dc:	483d      	ldr	r0, [pc, #244]	@ (80012d4 <process_card_once_verify+0x204>)
 80011de:	f004 f9d1 	bl	8005584 <iprintf>
        leds_fail();
 80011e2:	f7ff ff2f 	bl	8001044 <leds_fail>
        MFRC522_StopCrypto1(&rfid);
 80011e6:	4834      	ldr	r0, [pc, #208]	@ (80012b8 <process_card_once_verify+0x1e8>)
 80011e8:	f7ff fd35 	bl	8000c56 <MFRC522_StopCrypto1>
        (void)MFRC522_PICC_HaltA(&rfid);
 80011ec:	4832      	ldr	r0, [pc, #200]	@ (80012b8 <process_card_once_verify+0x1e8>)
 80011ee:	f7ff fd3f 	bl	8000c70 <MFRC522_PICC_HaltA>
        printf("[CARD] Kart kaldirilinca devam...\r\n");
 80011f2:	4835      	ldr	r0, [pc, #212]	@ (80012c8 <process_card_once_verify+0x1f8>)
 80011f4:	f004 fa2e 	bl	8005654 <puts>
        waitcardRemoval();
 80011f8:	f7ff ff48 	bl	800108c <waitcardRemoval>
        return;
 80011fc:	e058      	b.n	80012b0 <process_card_once_verify+0x1e0>
    }

    if (MFRC522_MifareReadBlock16(&rfid, TOKEN_BLOCK, tok) != STATUS_OK) {
 80011fe:	f107 0310 	add.w	r3, r7, #16
 8001202:	461a      	mov	r2, r3
 8001204:	2104      	movs	r1, #4
 8001206:	482c      	ldr	r0, [pc, #176]	@ (80012b8 <process_card_once_verify+0x1e8>)
 8001208:	f7ff fcbd 	bl	8000b86 <MFRC522_MifareReadBlock16>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d011      	beq.n	8001236 <process_card_once_verify+0x166>
        printf("[READ] FAIL (Block %d)\r\n", TOKEN_BLOCK);
 8001212:	2104      	movs	r1, #4
 8001214:	4830      	ldr	r0, [pc, #192]	@ (80012d8 <process_card_once_verify+0x208>)
 8001216:	f004 f9b5 	bl	8005584 <iprintf>
        leds_fail();
 800121a:	f7ff ff13 	bl	8001044 <leds_fail>
        MFRC522_StopCrypto1(&rfid);
 800121e:	4826      	ldr	r0, [pc, #152]	@ (80012b8 <process_card_once_verify+0x1e8>)
 8001220:	f7ff fd19 	bl	8000c56 <MFRC522_StopCrypto1>
        (void)MFRC522_PICC_HaltA(&rfid);
 8001224:	4824      	ldr	r0, [pc, #144]	@ (80012b8 <process_card_once_verify+0x1e8>)
 8001226:	f7ff fd23 	bl	8000c70 <MFRC522_PICC_HaltA>
        printf("[CARD] Kart kaldirilinca devam...\r\n");
 800122a:	4827      	ldr	r0, [pc, #156]	@ (80012c8 <process_card_once_verify+0x1f8>)
 800122c:	f004 fa12 	bl	8005654 <puts>
        waitcardRemoval();
 8001230:	f7ff ff2c 	bl	800108c <waitcardRemoval>
        return;
 8001234:	e03c      	b.n	80012b0 <process_card_once_verify+0x1e0>
    }

    if (!token_has_pw(tok)) {
 8001236:	f107 0310 	add.w	r3, r7, #16
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff feb4 	bl	8000fa8 <token_has_pw>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d106      	bne.n	8001254 <process_card_once_verify+0x184>
        printf("[CARD] TOKEN YOK (Block %d)\r\n", TOKEN_BLOCK);
 8001246:	2104      	movs	r1, #4
 8001248:	4824      	ldr	r0, [pc, #144]	@ (80012dc <process_card_once_verify+0x20c>)
 800124a:	f004 f99b 	bl	8005584 <iprintf>
        leds_fail();
 800124e:	f7ff fef9 	bl	8001044 <leds_fail>
 8001252:	e01e      	b.n	8001292 <process_card_once_verify+0x1c2>
    } else {
        char pw[14];
        token_get_pw(tok, pw);
 8001254:	463a      	mov	r2, r7
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	4611      	mov	r1, r2
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fec0 	bl	8000fe2 <token_get_pw>
        printf("TOKEN(PW): %s\r\n", pw);
 8001262:	463b      	mov	r3, r7
 8001264:	4619      	mov	r1, r3
 8001266:	481e      	ldr	r0, [pc, #120]	@ (80012e0 <process_card_once_verify+0x210>)
 8001268:	f004 f98c 	bl	8005584 <iprintf>

        if (strcmp(pw, EXPECTED_PW) == 0) {
 800126c:	463b      	mov	r3, r7
 800126e:	491d      	ldr	r1, [pc, #116]	@ (80012e4 <process_card_once_verify+0x214>)
 8001270:	4618      	mov	r0, r3
 8001272:	f7fe ffe5 	bl	8000240 <strcmp>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d105      	bne.n	8001288 <process_card_once_verify+0x1b8>
            printf("[CHECK] SIFRE DOGRU -> PB0 ON\r\n");
 800127c:	481a      	ldr	r0, [pc, #104]	@ (80012e8 <process_card_once_verify+0x218>)
 800127e:	f004 f9e9 	bl	8005654 <puts>
            leds_ok();
 8001282:	f7ff fecd 	bl	8001020 <leds_ok>
 8001286:	e004      	b.n	8001292 <process_card_once_verify+0x1c2>
        } else {
            printf("[CHECK] SIFRE YANLIS -> PB14 ON\r\n");
 8001288:	4818      	ldr	r0, [pc, #96]	@ (80012ec <process_card_once_verify+0x21c>)
 800128a:	f004 f9e3 	bl	8005654 <puts>
            leds_fail();
 800128e:	f7ff fed9 	bl	8001044 <leds_fail>
        }
    }

    MFRC522_StopCrypto1(&rfid);
 8001292:	4809      	ldr	r0, [pc, #36]	@ (80012b8 <process_card_once_verify+0x1e8>)
 8001294:	f7ff fcdf 	bl	8000c56 <MFRC522_StopCrypto1>
    (void)MFRC522_PICC_HaltA(&rfid);
 8001298:	4807      	ldr	r0, [pc, #28]	@ (80012b8 <process_card_once_verify+0x1e8>)
 800129a:	f7ff fce9 	bl	8000c70 <MFRC522_PICC_HaltA>

    printf("[CARD] Kart kaldirilinca devam...\r\n");
 800129e:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <process_card_once_verify+0x1f8>)
 80012a0:	f004 f9d8 	bl	8005654 <puts>
    waitcardRemoval();
 80012a4:	f7ff fef2 	bl	800108c <waitcardRemoval>
 80012a8:	e002      	b.n	80012b0 <process_card_once_verify+0x1e0>
        if (st != STATUS_OK) return;
 80012aa:	bf00      	nop
 80012ac:	e000      	b.n	80012b0 <process_card_once_verify+0x1e0>
    if (MFRC522_PICC_AnticollCL1(&rfid, uid_bcc) != STATUS_OK) return;
 80012ae:	bf00      	nop
}
 80012b0:	3738      	adds	r7, #56	@ 0x38
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000170 	.word	0x20000170
 80012bc:	0800634c 	.word	0x0800634c
 80012c0:	08006370 	.word	0x08006370
 80012c4:	0800638c 	.word	0x0800638c
 80012c8:	080063a0 	.word	0x080063a0
 80012cc:	080063c4 	.word	0x080063c4
 80012d0:	08006484 	.word	0x08006484
 80012d4:	080063d8 	.word	0x080063d8
 80012d8:	080063f4 	.word	0x080063f4
 80012dc:	08006410 	.word	0x08006410
 80012e0:	08006430 	.word	0x08006430
 80012e4:	08006518 	.word	0x08006518
 80012e8:	08006440 	.word	0x08006440
 80012ec:	08006460 	.word	0x08006460

080012f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f4:	f000 fb63 	bl	80019be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f8:	f000 f844 	bl	8001384 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fc:	f000 f90c 	bl	8001518 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001300:	f000 f89c 	bl	800143c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001304:	f000 f8d8 	bl	80014b8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); // CS high at boot
 8001308:	2201      	movs	r2, #1
 800130a:	2110      	movs	r1, #16
 800130c:	4815      	ldr	r0, [pc, #84]	@ (8001364 <main+0x74>)
 800130e:	f000 ff27 	bl	8002160 <HAL_GPIO_WritePin>

    rfid.hspi    = &hspi1;
 8001312:	4b15      	ldr	r3, [pc, #84]	@ (8001368 <main+0x78>)
 8001314:	4a15      	ldr	r2, [pc, #84]	@ (800136c <main+0x7c>)
 8001316:	601a      	str	r2, [r3, #0]
    rfid.csPort  = GPIOA;
 8001318:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <main+0x78>)
 800131a:	4a12      	ldr	r2, [pc, #72]	@ (8001364 <main+0x74>)
 800131c:	605a      	str	r2, [r3, #4]
    rfid.csPin   = GPIO_PIN_4;   // CS = PA4
 800131e:	4b12      	ldr	r3, [pc, #72]	@ (8001368 <main+0x78>)
 8001320:	2210      	movs	r2, #16
 8001322:	811a      	strh	r2, [r3, #8]
    rfid.rstPort = GPIOA;
 8001324:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <main+0x78>)
 8001326:	4a0f      	ldr	r2, [pc, #60]	@ (8001364 <main+0x74>)
 8001328:	60da      	str	r2, [r3, #12]
    rfid.rstPin  = GPIO_PIN_3;   // RST = PA3
 800132a:	4b0f      	ldr	r3, [pc, #60]	@ (8001368 <main+0x78>)
 800132c:	2208      	movs	r2, #8
 800132e:	821a      	strh	r2, [r3, #16]

    MFRC522_Init(&rfid);
 8001330:	480d      	ldr	r0, [pc, #52]	@ (8001368 <main+0x78>)
 8001332:	f7ff fdcd 	bl	8000ed0 <MFRC522_Init>

    leds_idle();
 8001336:	f7ff fe97 	bl	8001068 <leds_idle>

    printf("\r\n=== PROJ-2 RFID VERIFY (HARDCODED PW) ===\r\n");
 800133a:	480d      	ldr	r0, [pc, #52]	@ (8001370 <main+0x80>)
 800133c:	f004 f98a 	bl	8005654 <puts>
    printf("EXPECTED_PW = %s\r\n", EXPECTED_PW);
 8001340:	490c      	ldr	r1, [pc, #48]	@ (8001374 <main+0x84>)
 8001342:	480d      	ldr	r0, [pc, #52]	@ (8001378 <main+0x88>)
 8001344:	f004 f91e 	bl	8005584 <iprintf>
    printf("Token block = %d\r\n", TOKEN_BLOCK);
 8001348:	2104      	movs	r1, #4
 800134a:	480c      	ldr	r0, [pc, #48]	@ (800137c <main+0x8c>)
 800134c:	f004 f91a 	bl	8005584 <iprintf>
    printf("Kart okut -> token oku -> karsilastir -> PB0/PB14\r\n");
 8001350:	480b      	ldr	r0, [pc, #44]	@ (8001380 <main+0x90>)
 8001352:	f004 f97f 	bl	8005654 <puts>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

      process_card_once_verify();
 8001356:	f7ff febb 	bl	80010d0 <process_card_once_verify>
      HAL_Delay(50);
 800135a:	2032      	movs	r0, #50	@ 0x32
 800135c:	f000 fb8c 	bl	8001a78 <HAL_Delay>
      process_card_once_verify();
 8001360:	bf00      	nop
 8001362:	e7f8      	b.n	8001356 <main+0x66>
 8001364:	40020000 	.word	0x40020000
 8001368:	20000170 	.word	0x20000170
 800136c:	20000084 	.word	0x20000084
 8001370:	0800648c 	.word	0x0800648c
 8001374:	08006518 	.word	0x08006518
 8001378:	080064bc 	.word	0x080064bc
 800137c:	080064d0 	.word	0x080064d0
 8001380:	080064e4 	.word	0x080064e4

08001384 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b094      	sub	sp, #80	@ 0x50
 8001388:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800138a:	f107 031c 	add.w	r3, r7, #28
 800138e:	2234      	movs	r2, #52	@ 0x34
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f004 fa3e 	bl	8005814 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001398:	f107 0308 	add.w	r3, r7, #8
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
 80013a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a8:	4b22      	ldr	r3, [pc, #136]	@ (8001434 <SystemClock_Config+0xb0>)
 80013aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ac:	4a21      	ldr	r2, [pc, #132]	@ (8001434 <SystemClock_Config+0xb0>)
 80013ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001434 <SystemClock_Config+0xb0>)
 80013b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <SystemClock_Config+0xb4>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001438 <SystemClock_Config+0xb4>)
 80013ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ce:	6013      	str	r3, [r2, #0]
 80013d0:	4b19      	ldr	r3, [pc, #100]	@ (8001438 <SystemClock_Config+0xb4>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013dc:	2302      	movs	r3, #2
 80013de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e0:	2301      	movs	r3, #1
 80013e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013e4:	2310      	movs	r3, #16
 80013e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013e8:	2300      	movs	r3, #0
 80013ea:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	4618      	mov	r0, r3
 80013f2:	f000 fecf 	bl	8002194 <HAL_RCC_OscConfig>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80013fc:	f000 f90c 	bl	8001618 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001400:	230f      	movs	r3, #15
 8001402:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001404:	2300      	movs	r3, #0
 8001406:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001408:	2300      	movs	r3, #0
 800140a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800140c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001410:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001416:	f107 0308 	add.w	r3, r7, #8
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f001 f967 	bl	80026f0 <HAL_RCC_ClockConfig>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001428:	f000 f8f6 	bl	8001618 <Error_Handler>
  }
}
 800142c:	bf00      	nop
 800142e:	3750      	adds	r7, #80	@ 0x50
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40023800 	.word	0x40023800
 8001438:	40007000 	.word	0x40007000

0800143c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001440:	4b1b      	ldr	r3, [pc, #108]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001442:	4a1c      	ldr	r2, [pc, #112]	@ (80014b4 <MX_SPI1_Init+0x78>)
 8001444:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001446:	4b1a      	ldr	r3, [pc, #104]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001448:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800144c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800144e:	4b18      	ldr	r3, [pc, #96]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001454:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001456:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800145a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800145c:	4b14      	ldr	r3, [pc, #80]	@ (80014b0 <MX_SPI1_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001462:	4b13      	ldr	r3, [pc, #76]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001464:	2200      	movs	r2, #0
 8001466:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001468:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <MX_SPI1_Init+0x74>)
 800146a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800146e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001470:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001472:	2218      	movs	r2, #24
 8001474:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001478:	2200      	movs	r2, #0
 800147a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800147c:	4b0c      	ldr	r3, [pc, #48]	@ (80014b0 <MX_SPI1_Init+0x74>)
 800147e:	2200      	movs	r2, #0
 8001480:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001482:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001484:	2200      	movs	r2, #0
 8001486:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001488:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <MX_SPI1_Init+0x74>)
 800148a:	2207      	movs	r2, #7
 800148c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800148e:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001490:	2200      	movs	r2, #0
 8001492:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001494:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <MX_SPI1_Init+0x74>)
 8001496:	2208      	movs	r2, #8
 8001498:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	@ (80014b0 <MX_SPI1_Init+0x74>)
 800149c:	f001 ff74 	bl	8003388 <HAL_SPI_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80014a6:	f000 f8b7 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000084 	.word	0x20000084
 80014b4:	40013000 	.word	0x40013000

080014b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014bc:	4b14      	ldr	r3, [pc, #80]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014be:	4a15      	ldr	r2, [pc, #84]	@ (8001514 <MX_USART3_UART_Init+0x5c>)
 80014c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014c2:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014ca:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014d8:	2200      	movs	r2, #0
 80014da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014de:	220c      	movs	r2, #12
 80014e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e8:	4b09      	ldr	r3, [pc, #36]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ee:	4b08      	ldr	r3, [pc, #32]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014f4:	4b06      	ldr	r3, [pc, #24]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014fa:	4805      	ldr	r0, [pc, #20]	@ (8001510 <MX_USART3_UART_Init+0x58>)
 80014fc:	f002 fec0 	bl	8004280 <HAL_UART_Init>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001506:	f000 f887 	bl	8001618 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200000e8 	.word	0x200000e8
 8001514:	40004800 	.word	0x40004800

08001518 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b08a      	sub	sp, #40	@ 0x28
 800151c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151e:	f107 0314 	add.w	r3, r7, #20
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
 800152c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800152e:	4b37      	ldr	r3, [pc, #220]	@ (800160c <MX_GPIO_Init+0xf4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a36      	ldr	r2, [pc, #216]	@ (800160c <MX_GPIO_Init+0xf4>)
 8001534:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b34      	ldr	r3, [pc, #208]	@ (800160c <MX_GPIO_Init+0xf4>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001546:	4b31      	ldr	r3, [pc, #196]	@ (800160c <MX_GPIO_Init+0xf4>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	4a30      	ldr	r2, [pc, #192]	@ (800160c <MX_GPIO_Init+0xf4>)
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6313      	str	r3, [r2, #48]	@ 0x30
 8001552:	4b2e      	ldr	r3, [pc, #184]	@ (800160c <MX_GPIO_Init+0xf4>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800155e:	4b2b      	ldr	r3, [pc, #172]	@ (800160c <MX_GPIO_Init+0xf4>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a2a      	ldr	r2, [pc, #168]	@ (800160c <MX_GPIO_Init+0xf4>)
 8001564:	f043 0302 	orr.w	r3, r3, #2
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b28      	ldr	r3, [pc, #160]	@ (800160c <MX_GPIO_Init+0xf4>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001576:	4b25      	ldr	r3, [pc, #148]	@ (800160c <MX_GPIO_Init+0xf4>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	4a24      	ldr	r2, [pc, #144]	@ (800160c <MX_GPIO_Init+0xf4>)
 800157c:	f043 0308 	orr.w	r3, r3, #8
 8001580:	6313      	str	r3, [r2, #48]	@ 0x30
 8001582:	4b22      	ldr	r3, [pc, #136]	@ (800160c <MX_GPIO_Init+0xf4>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	2108      	movs	r1, #8
 8001592:	481f      	ldr	r0, [pc, #124]	@ (8001610 <MX_GPIO_Init+0xf8>)
 8001594:	f000 fde4 	bl	8002160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	2110      	movs	r1, #16
 800159c:	481c      	ldr	r0, [pc, #112]	@ (8001610 <MX_GPIO_Init+0xf8>)
 800159e:	f000 fddf 	bl	8002160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 80015a2:	2200      	movs	r2, #0
 80015a4:	f244 0101 	movw	r1, #16385	@ 0x4001
 80015a8:	481a      	ldr	r0, [pc, #104]	@ (8001614 <MX_GPIO_Init+0xfc>)
 80015aa:	f000 fdd9 	bl	8002160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015ae:	2308      	movs	r3, #8
 80015b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80015ba:	2301      	movs	r3, #1
 80015bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	4812      	ldr	r0, [pc, #72]	@ (8001610 <MX_GPIO_Init+0xf8>)
 80015c6:	f000 fc1f 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015ca:	2310      	movs	r3, #16
 80015cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ce:	2301      	movs	r3, #1
 80015d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015d6:	2302      	movs	r3, #2
 80015d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	480b      	ldr	r0, [pc, #44]	@ (8001610 <MX_GPIO_Init+0xf8>)
 80015e2:	f000 fc11 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14;
 80015e6:	f244 0301 	movw	r3, #16385	@ 0x4001
 80015ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ec:	2301      	movs	r3, #1
 80015ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4619      	mov	r1, r3
 80015fe:	4805      	ldr	r0, [pc, #20]	@ (8001614 <MX_GPIO_Init+0xfc>)
 8001600:	f000 fc02 	bl	8001e08 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001604:	bf00      	nop
 8001606:	3728      	adds	r7, #40	@ 0x28
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40023800 	.word	0x40023800
 8001610:	40020000 	.word	0x40020000
 8001614:	40020400 	.word	0x40020400

08001618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800161c:	b672      	cpsid	i
}
 800161e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <Error_Handler+0x8>

08001624 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800162a:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <HAL_MspInit+0x44>)
 800162c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162e:	4a0e      	ldr	r2, [pc, #56]	@ (8001668 <HAL_MspInit+0x44>)
 8001630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001634:	6413      	str	r3, [r2, #64]	@ 0x40
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <HAL_MspInit+0x44>)
 8001638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <HAL_MspInit+0x44>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001646:	4a08      	ldr	r2, [pc, #32]	@ (8001668 <HAL_MspInit+0x44>)
 8001648:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800164c:	6453      	str	r3, [r2, #68]	@ 0x44
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <HAL_MspInit+0x44>)
 8001650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001652:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	40023800 	.word	0x40023800

0800166c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08a      	sub	sp, #40	@ 0x28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a17      	ldr	r2, [pc, #92]	@ (80016e8 <HAL_SPI_MspInit+0x7c>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d127      	bne.n	80016de <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800168e:	4b17      	ldr	r3, [pc, #92]	@ (80016ec <HAL_SPI_MspInit+0x80>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001692:	4a16      	ldr	r2, [pc, #88]	@ (80016ec <HAL_SPI_MspInit+0x80>)
 8001694:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001698:	6453      	str	r3, [r2, #68]	@ 0x44
 800169a:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <HAL_SPI_MspInit+0x80>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <HAL_SPI_MspInit+0x80>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	4a10      	ldr	r2, [pc, #64]	@ (80016ec <HAL_SPI_MspInit+0x80>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <HAL_SPI_MspInit+0x80>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016be:	23e0      	movs	r3, #224	@ 0xe0
 80016c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c2:	2302      	movs	r3, #2
 80016c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ca:	2303      	movs	r3, #3
 80016cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016ce:	2305      	movs	r3, #5
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	4805      	ldr	r0, [pc, #20]	@ (80016f0 <HAL_SPI_MspInit+0x84>)
 80016da:	f000 fb95 	bl	8001e08 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80016de:	bf00      	nop
 80016e0:	3728      	adds	r7, #40	@ 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40013000 	.word	0x40013000
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40020000 	.word	0x40020000

080016f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b0ae      	sub	sp, #184	@ 0xb8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	2290      	movs	r2, #144	@ 0x90
 8001712:	2100      	movs	r1, #0
 8001714:	4618      	mov	r0, r3
 8001716:	f004 f87d 	bl	8005814 <memset>
  if(huart->Instance==USART3)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a26      	ldr	r2, [pc, #152]	@ (80017b8 <HAL_UART_MspInit+0xc4>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d144      	bne.n	80017ae <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001724:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001728:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800172a:	2300      	movs	r3, #0
 800172c:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172e:	f107 0314 	add.w	r3, r7, #20
 8001732:	4618      	mov	r0, r3
 8001734:	f001 fa00 	bl	8002b38 <HAL_RCCEx_PeriphCLKConfig>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800173e:	f7ff ff6b 	bl	8001618 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001742:	4b1e      	ldr	r3, [pc, #120]	@ (80017bc <HAL_UART_MspInit+0xc8>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	4a1d      	ldr	r2, [pc, #116]	@ (80017bc <HAL_UART_MspInit+0xc8>)
 8001748:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800174c:	6413      	str	r3, [r2, #64]	@ 0x40
 800174e:	4b1b      	ldr	r3, [pc, #108]	@ (80017bc <HAL_UART_MspInit+0xc8>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800175a:	4b18      	ldr	r3, [pc, #96]	@ (80017bc <HAL_UART_MspInit+0xc8>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	4a17      	ldr	r2, [pc, #92]	@ (80017bc <HAL_UART_MspInit+0xc8>)
 8001760:	f043 0308 	orr.w	r3, r3, #8
 8001764:	6313      	str	r3, [r2, #48]	@ 0x30
 8001766:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <HAL_UART_MspInit+0xc8>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001772:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001776:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001786:	2303      	movs	r3, #3
 8001788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800178c:	2307      	movs	r3, #7
 800178e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001792:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001796:	4619      	mov	r1, r3
 8001798:	4809      	ldr	r0, [pc, #36]	@ (80017c0 <HAL_UART_MspInit+0xcc>)
 800179a:	f000 fb35 	bl	8001e08 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	2027      	movs	r0, #39	@ 0x27
 80017a4:	f000 fa67 	bl	8001c76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80017a8:	2027      	movs	r0, #39	@ 0x27
 80017aa:	f000 fa80 	bl	8001cae <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80017ae:	bf00      	nop
 80017b0:	37b8      	adds	r7, #184	@ 0xb8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40004800 	.word	0x40004800
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40020c00 	.word	0x40020c00

080017c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <NMI_Handler+0x4>

080017cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <HardFault_Handler+0x4>

080017d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <MemManage_Handler+0x4>

080017dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017e0:	bf00      	nop
 80017e2:	e7fd      	b.n	80017e0 <BusFault_Handler+0x4>

080017e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017e8:	bf00      	nop
 80017ea:	e7fd      	b.n	80017e8 <UsageFault_Handler+0x4>

080017ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017fa:	b480      	push	{r7}
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr

08001816 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800181a:	f000 f90d 	bl	8001a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
	...

08001824 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001828:	4802      	ldr	r0, [pc, #8]	@ (8001834 <USART3_IRQHandler+0x10>)
 800182a:	f002 fe01 	bl	8004430 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200000e8 	.word	0x200000e8

08001838 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	e00a      	b.n	8001860 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800184a:	f3af 8000 	nop.w
 800184e:	4601      	mov	r1, r0
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	1c5a      	adds	r2, r3, #1
 8001854:	60ba      	str	r2, [r7, #8]
 8001856:	b2ca      	uxtb	r2, r1
 8001858:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	3301      	adds	r3, #1
 800185e:	617b      	str	r3, [r7, #20]
 8001860:	697a      	ldr	r2, [r7, #20]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	429a      	cmp	r2, r3
 8001866:	dbf0      	blt.n	800184a <_read+0x12>
  }

  return len;
 8001868:	687b      	ldr	r3, [r7, #4]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001872:	b480      	push	{r7}
 8001874:	b083      	sub	sp, #12
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800187a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187e:	4618      	mov	r0, r3
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800188a:	b480      	push	{r7}
 800188c:	b083      	sub	sp, #12
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
 8001892:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800189a:	605a      	str	r2, [r3, #4]
  return 0;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <_isatty>:

int _isatty(int file)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018b2:	2301      	movs	r3, #1
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3714      	adds	r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
	...

080018dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018e4:	4a14      	ldr	r2, [pc, #80]	@ (8001938 <_sbrk+0x5c>)
 80018e6:	4b15      	ldr	r3, [pc, #84]	@ (800193c <_sbrk+0x60>)
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018f0:	4b13      	ldr	r3, [pc, #76]	@ (8001940 <_sbrk+0x64>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d102      	bne.n	80018fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018f8:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <_sbrk+0x64>)
 80018fa:	4a12      	ldr	r2, [pc, #72]	@ (8001944 <_sbrk+0x68>)
 80018fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018fe:	4b10      	ldr	r3, [pc, #64]	@ (8001940 <_sbrk+0x64>)
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	429a      	cmp	r2, r3
 800190a:	d207      	bcs.n	800191c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800190c:	f003 ffd0 	bl	80058b0 <__errno>
 8001910:	4603      	mov	r3, r0
 8001912:	220c      	movs	r2, #12
 8001914:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001916:	f04f 33ff 	mov.w	r3, #4294967295
 800191a:	e009      	b.n	8001930 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800191c:	4b08      	ldr	r3, [pc, #32]	@ (8001940 <_sbrk+0x64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001922:	4b07      	ldr	r3, [pc, #28]	@ (8001940 <_sbrk+0x64>)
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	4a05      	ldr	r2, [pc, #20]	@ (8001940 <_sbrk+0x64>)
 800192c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800192e:	68fb      	ldr	r3, [r7, #12]
}
 8001930:	4618      	mov	r0, r3
 8001932:	3718      	adds	r7, #24
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20080000 	.word	0x20080000
 800193c:	00000400 	.word	0x00000400
 8001940:	20000184 	.word	0x20000184
 8001944:	200002d8 	.word	0x200002d8

08001948 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800194c:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <SystemInit+0x20>)
 800194e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001952:	4a05      	ldr	r2, [pc, #20]	@ (8001968 <SystemInit+0x20>)
 8001954:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001958:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800196c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001970:	f7ff ffea 	bl	8001948 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001974:	480c      	ldr	r0, [pc, #48]	@ (80019a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001976:	490d      	ldr	r1, [pc, #52]	@ (80019ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001978:	4a0d      	ldr	r2, [pc, #52]	@ (80019b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800197a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800197c:	e002      	b.n	8001984 <LoopCopyDataInit>

0800197e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800197e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001982:	3304      	adds	r3, #4

08001984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001988:	d3f9      	bcc.n	800197e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800198a:	4a0a      	ldr	r2, [pc, #40]	@ (80019b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800198c:	4c0a      	ldr	r4, [pc, #40]	@ (80019b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800198e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001990:	e001      	b.n	8001996 <LoopFillZerobss>

08001992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001994:	3204      	adds	r2, #4

08001996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001998:	d3fb      	bcc.n	8001992 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800199a:	f003 ff8f 	bl	80058bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800199e:	f7ff fca7 	bl	80012f0 <main>
  bx  lr    
 80019a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019a4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80019a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80019b0:	08006580 	.word	0x08006580
  ldr r2, =_sbss
 80019b4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80019b8:	200002d8 	.word	0x200002d8

080019bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019bc:	e7fe      	b.n	80019bc <ADC_IRQHandler>

080019be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019be:	b580      	push	{r7, lr}
 80019c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019c2:	2003      	movs	r0, #3
 80019c4:	f000 f94c 	bl	8001c60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019c8:	2000      	movs	r0, #0
 80019ca:	f000 f805 	bl	80019d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ce:	f7ff fe29 	bl	8001624 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019e0:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_InitTick+0x54>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b12      	ldr	r3, [pc, #72]	@ (8001a30 <HAL_InitTick+0x58>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	4619      	mov	r1, r3
 80019ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80019f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 f967 	bl	8001cca <HAL_SYSTICK_Config>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e00e      	b.n	8001a24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b0f      	cmp	r3, #15
 8001a0a:	d80a      	bhi.n	8001a22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	f000 f92f 	bl	8001c76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a18:	4a06      	ldr	r2, [pc, #24]	@ (8001a34 <HAL_InitTick+0x5c>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e000      	b.n	8001a24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000000 	.word	0x20000000
 8001a30:	20000008 	.word	0x20000008
 8001a34:	20000004 	.word	0x20000004

08001a38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <HAL_IncTick+0x20>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <HAL_IncTick+0x24>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4413      	add	r3, r2
 8001a48:	4a04      	ldr	r2, [pc, #16]	@ (8001a5c <HAL_IncTick+0x24>)
 8001a4a:	6013      	str	r3, [r2, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	20000008 	.word	0x20000008
 8001a5c:	20000188 	.word	0x20000188

08001a60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return uwTick;
 8001a64:	4b03      	ldr	r3, [pc, #12]	@ (8001a74 <HAL_GetTick+0x14>)
 8001a66:	681b      	ldr	r3, [r3, #0]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	20000188 	.word	0x20000188

08001a78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a80:	f7ff ffee 	bl	8001a60 <HAL_GetTick>
 8001a84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a90:	d005      	beq.n	8001a9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a92:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <HAL_Delay+0x44>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	461a      	mov	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a9e:	bf00      	nop
 8001aa0:	f7ff ffde 	bl	8001a60 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d8f7      	bhi.n	8001aa0 <HAL_Delay+0x28>
  {
  }
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	20000008 	.word	0x20000008

08001ac0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b00 <__NVIC_SetPriorityGrouping+0x40>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001adc:	4013      	ands	r3, r2
 8001ade:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ae8:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aee:	4a04      	ldr	r2, [pc, #16]	@ (8001b00 <__NVIC_SetPriorityGrouping+0x40>)
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	60d3      	str	r3, [r2, #12]
}
 8001af4:	bf00      	nop
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	e000ed00 	.word	0xe000ed00
 8001b04:	05fa0000 	.word	0x05fa0000

08001b08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b0c:	4b04      	ldr	r3, [pc, #16]	@ (8001b20 <__NVIC_GetPriorityGrouping+0x18>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	0a1b      	lsrs	r3, r3, #8
 8001b12:	f003 0307 	and.w	r3, r3, #7
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	db0b      	blt.n	8001b4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	f003 021f 	and.w	r2, r3, #31
 8001b3c:	4907      	ldr	r1, [pc, #28]	@ (8001b5c <__NVIC_EnableIRQ+0x38>)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	095b      	lsrs	r3, r3, #5
 8001b44:	2001      	movs	r0, #1
 8001b46:	fa00 f202 	lsl.w	r2, r0, r2
 8001b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000e100 	.word	0xe000e100

08001b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db0a      	blt.n	8001b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	490c      	ldr	r1, [pc, #48]	@ (8001bac <__NVIC_SetPriority+0x4c>)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	0112      	lsls	r2, r2, #4
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b88:	e00a      	b.n	8001ba0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4908      	ldr	r1, [pc, #32]	@ (8001bb0 <__NVIC_SetPriority+0x50>)
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	3b04      	subs	r3, #4
 8001b98:	0112      	lsls	r2, r2, #4
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	761a      	strb	r2, [r3, #24]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b089      	sub	sp, #36	@ 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f1c3 0307 	rsb	r3, r3, #7
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	bf28      	it	cs
 8001bd2:	2304      	movcs	r3, #4
 8001bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d902      	bls.n	8001be4 <NVIC_EncodePriority+0x30>
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3b03      	subs	r3, #3
 8001be2:	e000      	b.n	8001be6 <NVIC_EncodePriority+0x32>
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	fa01 f303 	lsl.w	r3, r1, r3
 8001c06:	43d9      	mvns	r1, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	4313      	orrs	r3, r2
         );
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3724      	adds	r7, #36	@ 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
	...

08001c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c2c:	d301      	bcc.n	8001c32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e00f      	b.n	8001c52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c32:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <SysTick_Config+0x40>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c3a:	210f      	movs	r1, #15
 8001c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c40:	f7ff ff8e 	bl	8001b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c44:	4b05      	ldr	r3, [pc, #20]	@ (8001c5c <SysTick_Config+0x40>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c4a:	4b04      	ldr	r3, [pc, #16]	@ (8001c5c <SysTick_Config+0x40>)
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	e000e010 	.word	0xe000e010

08001c60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff ff29 	bl	8001ac0 <__NVIC_SetPriorityGrouping>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b086      	sub	sp, #24
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c88:	f7ff ff3e 	bl	8001b08 <__NVIC_GetPriorityGrouping>
 8001c8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	68b9      	ldr	r1, [r7, #8]
 8001c92:	6978      	ldr	r0, [r7, #20]
 8001c94:	f7ff ff8e 	bl	8001bb4 <NVIC_EncodePriority>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ff5d 	bl	8001b60 <__NVIC_SetPriority>
}
 8001ca6:	bf00      	nop
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff31 	bl	8001b24 <__NVIC_EnableIRQ>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff ffa2 	bl	8001c1c <SysTick_Config>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b084      	sub	sp, #16
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cee:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cf0:	f7ff feb6 	bl	8001a60 <HAL_GetTick>
 8001cf4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d008      	beq.n	8001d14 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2280      	movs	r2, #128	@ 0x80
 8001d06:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e052      	b.n	8001dba <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 0216 	bic.w	r2, r2, #22
 8001d22:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	695a      	ldr	r2, [r3, #20]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d32:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d103      	bne.n	8001d44 <HAL_DMA_Abort+0x62>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d007      	beq.n	8001d54 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 0208 	bic.w	r2, r2, #8
 8001d52:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f022 0201 	bic.w	r2, r2, #1
 8001d62:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d64:	e013      	b.n	8001d8e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d66:	f7ff fe7b 	bl	8001a60 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b05      	cmp	r3, #5
 8001d72:	d90c      	bls.n	8001d8e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2220      	movs	r2, #32
 8001d78:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2203      	movs	r2, #3
 8001d7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e015      	b.n	8001dba <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0301 	and.w	r3, r3, #1
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d1e4      	bne.n	8001d66 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da0:	223f      	movs	r2, #63	@ 0x3f
 8001da2:	409a      	lsls	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d004      	beq.n	8001de0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2280      	movs	r2, #128	@ 0x80
 8001dda:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e00c      	b.n	8001dfa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2205      	movs	r2, #5
 8001de4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f022 0201 	bic.w	r2, r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
	...

08001e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b089      	sub	sp, #36	@ 0x24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
 8001e26:	e175      	b.n	8002114 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001e28:	2201      	movs	r2, #1
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	697a      	ldr	r2, [r7, #20]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	f040 8164 	bne.w	800210e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 0303 	and.w	r3, r3, #3
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d005      	beq.n	8001e5e <HAL_GPIO_Init+0x56>
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f003 0303 	and.w	r3, r3, #3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d130      	bne.n	8001ec0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	2203      	movs	r2, #3
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4013      	ands	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e94:	2201      	movs	r2, #1
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	091b      	lsrs	r3, r3, #4
 8001eaa:	f003 0201 	and.w	r2, r3, #1
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 0303 	and.w	r3, r3, #3
 8001ec8:	2b03      	cmp	r3, #3
 8001eca:	d017      	beq.n	8001efc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	2203      	movs	r2, #3
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d123      	bne.n	8001f50 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	08da      	lsrs	r2, r3, #3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3208      	adds	r2, #8
 8001f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	f003 0307 	and.w	r3, r3, #7
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	220f      	movs	r2, #15
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	43db      	mvns	r3, r3
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	691a      	ldr	r2, [r3, #16]
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	08da      	lsrs	r2, r3, #3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	3208      	adds	r2, #8
 8001f4a:	69b9      	ldr	r1, [r7, #24]
 8001f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 0203 	and.w	r2, r3, #3
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	f000 80be 	beq.w	800210e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f92:	4b66      	ldr	r3, [pc, #408]	@ (800212c <HAL_GPIO_Init+0x324>)
 8001f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f96:	4a65      	ldr	r2, [pc, #404]	@ (800212c <HAL_GPIO_Init+0x324>)
 8001f98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f9e:	4b63      	ldr	r3, [pc, #396]	@ (800212c <HAL_GPIO_Init+0x324>)
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001faa:	4a61      	ldr	r2, [pc, #388]	@ (8002130 <HAL_GPIO_Init+0x328>)
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	089b      	lsrs	r3, r3, #2
 8001fb0:	3302      	adds	r3, #2
 8001fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	220f      	movs	r2, #15
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a58      	ldr	r2, [pc, #352]	@ (8002134 <HAL_GPIO_Init+0x32c>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d037      	beq.n	8002046 <HAL_GPIO_Init+0x23e>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a57      	ldr	r2, [pc, #348]	@ (8002138 <HAL_GPIO_Init+0x330>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d031      	beq.n	8002042 <HAL_GPIO_Init+0x23a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a56      	ldr	r2, [pc, #344]	@ (800213c <HAL_GPIO_Init+0x334>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d02b      	beq.n	800203e <HAL_GPIO_Init+0x236>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a55      	ldr	r2, [pc, #340]	@ (8002140 <HAL_GPIO_Init+0x338>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d025      	beq.n	800203a <HAL_GPIO_Init+0x232>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a54      	ldr	r2, [pc, #336]	@ (8002144 <HAL_GPIO_Init+0x33c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d01f      	beq.n	8002036 <HAL_GPIO_Init+0x22e>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a53      	ldr	r2, [pc, #332]	@ (8002148 <HAL_GPIO_Init+0x340>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d019      	beq.n	8002032 <HAL_GPIO_Init+0x22a>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a52      	ldr	r2, [pc, #328]	@ (800214c <HAL_GPIO_Init+0x344>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d013      	beq.n	800202e <HAL_GPIO_Init+0x226>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a51      	ldr	r2, [pc, #324]	@ (8002150 <HAL_GPIO_Init+0x348>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00d      	beq.n	800202a <HAL_GPIO_Init+0x222>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a50      	ldr	r2, [pc, #320]	@ (8002154 <HAL_GPIO_Init+0x34c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d007      	beq.n	8002026 <HAL_GPIO_Init+0x21e>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a4f      	ldr	r2, [pc, #316]	@ (8002158 <HAL_GPIO_Init+0x350>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d101      	bne.n	8002022 <HAL_GPIO_Init+0x21a>
 800201e:	2309      	movs	r3, #9
 8002020:	e012      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002022:	230a      	movs	r3, #10
 8002024:	e010      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002026:	2308      	movs	r3, #8
 8002028:	e00e      	b.n	8002048 <HAL_GPIO_Init+0x240>
 800202a:	2307      	movs	r3, #7
 800202c:	e00c      	b.n	8002048 <HAL_GPIO_Init+0x240>
 800202e:	2306      	movs	r3, #6
 8002030:	e00a      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002032:	2305      	movs	r3, #5
 8002034:	e008      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002036:	2304      	movs	r3, #4
 8002038:	e006      	b.n	8002048 <HAL_GPIO_Init+0x240>
 800203a:	2303      	movs	r3, #3
 800203c:	e004      	b.n	8002048 <HAL_GPIO_Init+0x240>
 800203e:	2302      	movs	r3, #2
 8002040:	e002      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002042:	2301      	movs	r3, #1
 8002044:	e000      	b.n	8002048 <HAL_GPIO_Init+0x240>
 8002046:	2300      	movs	r3, #0
 8002048:	69fa      	ldr	r2, [r7, #28]
 800204a:	f002 0203 	and.w	r2, r2, #3
 800204e:	0092      	lsls	r2, r2, #2
 8002050:	4093      	lsls	r3, r2
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4313      	orrs	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002058:	4935      	ldr	r1, [pc, #212]	@ (8002130 <HAL_GPIO_Init+0x328>)
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	089b      	lsrs	r3, r3, #2
 800205e:	3302      	adds	r3, #2
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002066:	4b3d      	ldr	r3, [pc, #244]	@ (800215c <HAL_GPIO_Init+0x354>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4313      	orrs	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800208a:	4a34      	ldr	r2, [pc, #208]	@ (800215c <HAL_GPIO_Init+0x354>)
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002090:	4b32      	ldr	r3, [pc, #200]	@ (800215c <HAL_GPIO_Init+0x354>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	43db      	mvns	r3, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4013      	ands	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b4:	4a29      	ldr	r2, [pc, #164]	@ (800215c <HAL_GPIO_Init+0x354>)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020ba:	4b28      	ldr	r3, [pc, #160]	@ (800215c <HAL_GPIO_Init+0x354>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d003      	beq.n	80020de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020de:	4a1f      	ldr	r2, [pc, #124]	@ (800215c <HAL_GPIO_Init+0x354>)
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e4:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HAL_GPIO_Init+0x354>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	43db      	mvns	r3, r3
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4013      	ands	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d003      	beq.n	8002108 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	4313      	orrs	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002108:	4a14      	ldr	r2, [pc, #80]	@ (800215c <HAL_GPIO_Init+0x354>)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	3301      	adds	r3, #1
 8002112:	61fb      	str	r3, [r7, #28]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	2b0f      	cmp	r3, #15
 8002118:	f67f ae86 	bls.w	8001e28 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	3724      	adds	r7, #36	@ 0x24
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800
 8002130:	40013800 	.word	0x40013800
 8002134:	40020000 	.word	0x40020000
 8002138:	40020400 	.word	0x40020400
 800213c:	40020800 	.word	0x40020800
 8002140:	40020c00 	.word	0x40020c00
 8002144:	40021000 	.word	0x40021000
 8002148:	40021400 	.word	0x40021400
 800214c:	40021800 	.word	0x40021800
 8002150:	40021c00 	.word	0x40021c00
 8002154:	40022000 	.word	0x40022000
 8002158:	40022400 	.word	0x40022400
 800215c:	40013c00 	.word	0x40013c00

08002160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	807b      	strh	r3, [r7, #2]
 800216c:	4613      	mov	r3, r2
 800216e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002170:	787b      	ldrb	r3, [r7, #1]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d003      	beq.n	800217e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002176:	887a      	ldrh	r2, [r7, #2]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800217c:	e003      	b.n	8002186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800217e:	887b      	ldrh	r3, [r7, #2]
 8002180:	041a      	lsls	r2, r3, #16
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	619a      	str	r2, [r3, #24]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
	...

08002194 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800219c:	2300      	movs	r3, #0
 800219e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e29b      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8087 	beq.w	80022c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b8:	4b96      	ldr	r3, [pc, #600]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f003 030c 	and.w	r3, r3, #12
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d00c      	beq.n	80021de <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021c4:	4b93      	ldr	r3, [pc, #588]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f003 030c 	and.w	r3, r3, #12
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d112      	bne.n	80021f6 <HAL_RCC_OscConfig+0x62>
 80021d0:	4b90      	ldr	r3, [pc, #576]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021dc:	d10b      	bne.n	80021f6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021de:	4b8d      	ldr	r3, [pc, #564]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d06c      	beq.n	80022c4 <HAL_RCC_OscConfig+0x130>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d168      	bne.n	80022c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e275      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021fe:	d106      	bne.n	800220e <HAL_RCC_OscConfig+0x7a>
 8002200:	4b84      	ldr	r3, [pc, #528]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a83      	ldr	r2, [pc, #524]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002206:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800220a:	6013      	str	r3, [r2, #0]
 800220c:	e02e      	b.n	800226c <HAL_RCC_OscConfig+0xd8>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10c      	bne.n	8002230 <HAL_RCC_OscConfig+0x9c>
 8002216:	4b7f      	ldr	r3, [pc, #508]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a7e      	ldr	r2, [pc, #504]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800221c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	4b7c      	ldr	r3, [pc, #496]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a7b      	ldr	r2, [pc, #492]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002228:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800222c:	6013      	str	r3, [r2, #0]
 800222e:	e01d      	b.n	800226c <HAL_RCC_OscConfig+0xd8>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002238:	d10c      	bne.n	8002254 <HAL_RCC_OscConfig+0xc0>
 800223a:	4b76      	ldr	r3, [pc, #472]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a75      	ldr	r2, [pc, #468]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002244:	6013      	str	r3, [r2, #0]
 8002246:	4b73      	ldr	r3, [pc, #460]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a72      	ldr	r2, [pc, #456]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800224c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	e00b      	b.n	800226c <HAL_RCC_OscConfig+0xd8>
 8002254:	4b6f      	ldr	r3, [pc, #444]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a6e      	ldr	r2, [pc, #440]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800225a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	4b6c      	ldr	r3, [pc, #432]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a6b      	ldr	r2, [pc, #428]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002266:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800226a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d013      	beq.n	800229c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002274:	f7ff fbf4 	bl	8001a60 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800227c:	f7ff fbf0 	bl	8001a60 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b64      	cmp	r3, #100	@ 0x64
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e229      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228e:	4b61      	ldr	r3, [pc, #388]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0xe8>
 800229a:	e014      	b.n	80022c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800229c:	f7ff fbe0 	bl	8001a60 <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a4:	f7ff fbdc 	bl	8001a60 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b64      	cmp	r3, #100	@ 0x64
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e215      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022b6:	4b57      	ldr	r3, [pc, #348]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1f0      	bne.n	80022a4 <HAL_RCC_OscConfig+0x110>
 80022c2:	e000      	b.n	80022c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d069      	beq.n	80023a6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022d2:	4b50      	ldr	r3, [pc, #320]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 030c 	and.w	r3, r3, #12
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00b      	beq.n	80022f6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022de:	4b4d      	ldr	r3, [pc, #308]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d11c      	bne.n	8002324 <HAL_RCC_OscConfig+0x190>
 80022ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d116      	bne.n	8002324 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f6:	4b47      	ldr	r3, [pc, #284]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d005      	beq.n	800230e <HAL_RCC_OscConfig+0x17a>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d001      	beq.n	800230e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e1e9      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800230e:	4b41      	ldr	r3, [pc, #260]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	493d      	ldr	r1, [pc, #244]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800231e:	4313      	orrs	r3, r2
 8002320:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002322:	e040      	b.n	80023a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d023      	beq.n	8002374 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800232c:	4b39      	ldr	r3, [pc, #228]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a38      	ldr	r2, [pc, #224]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002332:	f043 0301 	orr.w	r3, r3, #1
 8002336:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002338:	f7ff fb92 	bl	8001a60 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002340:	f7ff fb8e 	bl	8001a60 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e1c7      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002352:	4b30      	ldr	r3, [pc, #192]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d0f0      	beq.n	8002340 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800235e:	4b2d      	ldr	r3, [pc, #180]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4929      	ldr	r1, [pc, #164]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800236e:	4313      	orrs	r3, r2
 8002370:	600b      	str	r3, [r1, #0]
 8002372:	e018      	b.n	80023a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002374:	4b27      	ldr	r3, [pc, #156]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a26      	ldr	r2, [pc, #152]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800237a:	f023 0301 	bic.w	r3, r3, #1
 800237e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002380:	f7ff fb6e 	bl	8001a60 <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002388:	f7ff fb6a 	bl	8001a60 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e1a3      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800239a:	4b1e      	ldr	r3, [pc, #120]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f0      	bne.n	8002388 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d038      	beq.n	8002424 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d019      	beq.n	80023ee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ba:	4b16      	ldr	r3, [pc, #88]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80023bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023be:	4a15      	ldr	r2, [pc, #84]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c6:	f7ff fb4b 	bl	8001a60 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ce:	f7ff fb47 	bl	8001a60 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e180      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80023e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0f0      	beq.n	80023ce <HAL_RCC_OscConfig+0x23a>
 80023ec:	e01a      	b.n	8002424 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ee:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80023f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023f2:	4a08      	ldr	r2, [pc, #32]	@ (8002414 <HAL_RCC_OscConfig+0x280>)
 80023f4:	f023 0301 	bic.w	r3, r3, #1
 80023f8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023fa:	f7ff fb31 	bl	8001a60 <HAL_GetTick>
 80023fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002400:	e00a      	b.n	8002418 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002402:	f7ff fb2d 	bl	8001a60 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d903      	bls.n	8002418 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e166      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
 8002414:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002418:	4b92      	ldr	r3, [pc, #584]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 800241a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1ee      	bne.n	8002402 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0304 	and.w	r3, r3, #4
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 80a4 	beq.w	800257a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002432:	4b8c      	ldr	r3, [pc, #560]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d10d      	bne.n	800245a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800243e:	4b89      	ldr	r3, [pc, #548]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	4a88      	ldr	r2, [pc, #544]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002448:	6413      	str	r3, [r2, #64]	@ 0x40
 800244a:	4b86      	ldr	r3, [pc, #536]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002452:	60bb      	str	r3, [r7, #8]
 8002454:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002456:	2301      	movs	r3, #1
 8002458:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800245a:	4b83      	ldr	r3, [pc, #524]	@ (8002668 <HAL_RCC_OscConfig+0x4d4>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002462:	2b00      	cmp	r3, #0
 8002464:	d118      	bne.n	8002498 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002466:	4b80      	ldr	r3, [pc, #512]	@ (8002668 <HAL_RCC_OscConfig+0x4d4>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a7f      	ldr	r2, [pc, #508]	@ (8002668 <HAL_RCC_OscConfig+0x4d4>)
 800246c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002472:	f7ff faf5 	bl	8001a60 <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002478:	e008      	b.n	800248c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800247a:	f7ff faf1 	bl	8001a60 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b64      	cmp	r3, #100	@ 0x64
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e12a      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800248c:	4b76      	ldr	r3, [pc, #472]	@ (8002668 <HAL_RCC_OscConfig+0x4d4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0f0      	beq.n	800247a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d106      	bne.n	80024ae <HAL_RCC_OscConfig+0x31a>
 80024a0:	4b70      	ldr	r3, [pc, #448]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a4:	4a6f      	ldr	r2, [pc, #444]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ac:	e02d      	b.n	800250a <HAL_RCC_OscConfig+0x376>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d10c      	bne.n	80024d0 <HAL_RCC_OscConfig+0x33c>
 80024b6:	4b6b      	ldr	r3, [pc, #428]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024ba:	4a6a      	ldr	r2, [pc, #424]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024bc:	f023 0301 	bic.w	r3, r3, #1
 80024c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80024c2:	4b68      	ldr	r3, [pc, #416]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c6:	4a67      	ldr	r2, [pc, #412]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024c8:	f023 0304 	bic.w	r3, r3, #4
 80024cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ce:	e01c      	b.n	800250a <HAL_RCC_OscConfig+0x376>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2b05      	cmp	r3, #5
 80024d6:	d10c      	bne.n	80024f2 <HAL_RCC_OscConfig+0x35e>
 80024d8:	4b62      	ldr	r3, [pc, #392]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024dc:	4a61      	ldr	r2, [pc, #388]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024de:	f043 0304 	orr.w	r3, r3, #4
 80024e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80024e4:	4b5f      	ldr	r3, [pc, #380]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e8:	4a5e      	ldr	r2, [pc, #376]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80024f0:	e00b      	b.n	800250a <HAL_RCC_OscConfig+0x376>
 80024f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f6:	4a5b      	ldr	r2, [pc, #364]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80024f8:	f023 0301 	bic.w	r3, r3, #1
 80024fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80024fe:	4b59      	ldr	r3, [pc, #356]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002502:	4a58      	ldr	r2, [pc, #352]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002504:	f023 0304 	bic.w	r3, r3, #4
 8002508:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d015      	beq.n	800253e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002512:	f7ff faa5 	bl	8001a60 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002518:	e00a      	b.n	8002530 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251a:	f7ff faa1 	bl	8001a60 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002528:	4293      	cmp	r3, r2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e0d8      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002530:	4b4c      	ldr	r3, [pc, #304]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d0ee      	beq.n	800251a <HAL_RCC_OscConfig+0x386>
 800253c:	e014      	b.n	8002568 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800253e:	f7ff fa8f 	bl	8001a60 <HAL_GetTick>
 8002542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002544:	e00a      	b.n	800255c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002546:	f7ff fa8b 	bl	8001a60 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002554:	4293      	cmp	r3, r2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e0c2      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800255c:	4b41      	ldr	r3, [pc, #260]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 800255e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	2b00      	cmp	r3, #0
 8002566:	d1ee      	bne.n	8002546 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002568:	7dfb      	ldrb	r3, [r7, #23]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d105      	bne.n	800257a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800256e:	4b3d      	ldr	r3, [pc, #244]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002572:	4a3c      	ldr	r2, [pc, #240]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002574:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002578:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	2b00      	cmp	r3, #0
 8002580:	f000 80ae 	beq.w	80026e0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002584:	4b37      	ldr	r3, [pc, #220]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	f003 030c 	and.w	r3, r3, #12
 800258c:	2b08      	cmp	r3, #8
 800258e:	d06d      	beq.n	800266c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d14b      	bne.n	8002630 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002598:	4b32      	ldr	r3, [pc, #200]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a31      	ldr	r2, [pc, #196]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 800259e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a4:	f7ff fa5c 	bl	8001a60 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ac:	f7ff fa58 	bl	8001a60 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e091      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025be:	4b29      	ldr	r3, [pc, #164]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f0      	bne.n	80025ac <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	69da      	ldr	r2, [r3, #28]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	431a      	orrs	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d8:	019b      	lsls	r3, r3, #6
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	085b      	lsrs	r3, r3, #1
 80025e2:	3b01      	subs	r3, #1
 80025e4:	041b      	lsls	r3, r3, #16
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ec:	061b      	lsls	r3, r3, #24
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f4:	071b      	lsls	r3, r3, #28
 80025f6:	491b      	ldr	r1, [pc, #108]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80025f8:	4313      	orrs	r3, r2
 80025fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025fc:	4b19      	ldr	r3, [pc, #100]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a18      	ldr	r2, [pc, #96]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002608:	f7ff fa2a 	bl	8001a60 <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002610:	f7ff fa26 	bl	8001a60 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e05f      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002622:	4b10      	ldr	r3, [pc, #64]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d0f0      	beq.n	8002610 <HAL_RCC_OscConfig+0x47c>
 800262e:	e057      	b.n	80026e0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002630:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a0b      	ldr	r2, [pc, #44]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002636:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800263a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263c:	f7ff fa10 	bl	8001a60 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002644:	f7ff fa0c 	bl	8001a60 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e045      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002656:	4b03      	ldr	r3, [pc, #12]	@ (8002664 <HAL_RCC_OscConfig+0x4d0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f0      	bne.n	8002644 <HAL_RCC_OscConfig+0x4b0>
 8002662:	e03d      	b.n	80026e0 <HAL_RCC_OscConfig+0x54c>
 8002664:	40023800 	.word	0x40023800
 8002668:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800266c:	4b1f      	ldr	r3, [pc, #124]	@ (80026ec <HAL_RCC_OscConfig+0x558>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d030      	beq.n	80026dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002684:	429a      	cmp	r2, r3
 8002686:	d129      	bne.n	80026dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002692:	429a      	cmp	r2, r3
 8002694:	d122      	bne.n	80026dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800269c:	4013      	ands	r3, r2
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026a2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d119      	bne.n	80026dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b2:	085b      	lsrs	r3, r3, #1
 80026b4:	3b01      	subs	r3, #1
 80026b6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d10f      	bne.n	80026dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d107      	bne.n	80026dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026d8:	429a      	cmp	r2, r3
 80026da:	d001      	beq.n	80026e0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e000      	b.n	80026e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800

080026f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0d0      	b.n	80028aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002708:	4b6a      	ldr	r3, [pc, #424]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 030f 	and.w	r3, r3, #15
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	d910      	bls.n	8002738 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002716:	4b67      	ldr	r3, [pc, #412]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f023 020f 	bic.w	r2, r3, #15
 800271e:	4965      	ldr	r1, [pc, #404]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	4313      	orrs	r3, r2
 8002724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002726:	4b63      	ldr	r3, [pc, #396]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	429a      	cmp	r2, r3
 8002732:	d001      	beq.n	8002738 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e0b8      	b.n	80028aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d020      	beq.n	8002786 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d005      	beq.n	800275c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002750:	4b59      	ldr	r3, [pc, #356]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	4a58      	ldr	r2, [pc, #352]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002756:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800275a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0308 	and.w	r3, r3, #8
 8002764:	2b00      	cmp	r3, #0
 8002766:	d005      	beq.n	8002774 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002768:	4b53      	ldr	r3, [pc, #332]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	4a52      	ldr	r2, [pc, #328]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 800276e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002772:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002774:	4b50      	ldr	r3, [pc, #320]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	494d      	ldr	r1, [pc, #308]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002782:	4313      	orrs	r3, r2
 8002784:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d040      	beq.n	8002814 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d107      	bne.n	80027aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800279a:	4b47      	ldr	r3, [pc, #284]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d115      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e07f      	b.n	80028aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d107      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b2:	4b41      	ldr	r3, [pc, #260]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d109      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e073      	b.n	80028aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c2:	4b3d      	ldr	r3, [pc, #244]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e06b      	b.n	80028aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027d2:	4b39      	ldr	r3, [pc, #228]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f023 0203 	bic.w	r2, r3, #3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	4936      	ldr	r1, [pc, #216]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027e4:	f7ff f93c 	bl	8001a60 <HAL_GetTick>
 80027e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ea:	e00a      	b.n	8002802 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ec:	f7ff f938 	bl	8001a60 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e053      	b.n	80028aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002802:	4b2d      	ldr	r3, [pc, #180]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 020c 	and.w	r2, r3, #12
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	429a      	cmp	r2, r3
 8002812:	d1eb      	bne.n	80027ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002814:	4b27      	ldr	r3, [pc, #156]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 030f 	and.w	r3, r3, #15
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d210      	bcs.n	8002844 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002822:	4b24      	ldr	r3, [pc, #144]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 020f 	bic.w	r2, r3, #15
 800282a:	4922      	ldr	r1, [pc, #136]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	4313      	orrs	r3, r2
 8002830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002832:	4b20      	ldr	r3, [pc, #128]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 030f 	and.w	r3, r3, #15
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	429a      	cmp	r2, r3
 800283e:	d001      	beq.n	8002844 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e032      	b.n	80028aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	d008      	beq.n	8002862 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002850:	4b19      	ldr	r3, [pc, #100]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	4916      	ldr	r1, [pc, #88]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 800285e:	4313      	orrs	r3, r2
 8002860:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d009      	beq.n	8002882 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800286e:	4b12      	ldr	r3, [pc, #72]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	490e      	ldr	r1, [pc, #56]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 800287e:	4313      	orrs	r3, r2
 8002880:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002882:	f000 f821 	bl	80028c8 <HAL_RCC_GetSysClockFreq>
 8002886:	4602      	mov	r2, r0
 8002888:	4b0b      	ldr	r3, [pc, #44]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	091b      	lsrs	r3, r3, #4
 800288e:	f003 030f 	and.w	r3, r3, #15
 8002892:	490a      	ldr	r1, [pc, #40]	@ (80028bc <HAL_RCC_ClockConfig+0x1cc>)
 8002894:	5ccb      	ldrb	r3, [r1, r3]
 8002896:	fa22 f303 	lsr.w	r3, r2, r3
 800289a:	4a09      	ldr	r2, [pc, #36]	@ (80028c0 <HAL_RCC_ClockConfig+0x1d0>)
 800289c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800289e:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <HAL_RCC_ClockConfig+0x1d4>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff f898 	bl	80019d8 <HAL_InitTick>

  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40023c00 	.word	0x40023c00
 80028b8:	40023800 	.word	0x40023800
 80028bc:	08006524 	.word	0x08006524
 80028c0:	20000000 	.word	0x20000000
 80028c4:	20000004 	.word	0x20000004

080028c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028cc:	b094      	sub	sp, #80	@ 0x50
 80028ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80028d4:	2300      	movs	r3, #0
 80028d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028d8:	2300      	movs	r3, #0
 80028da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028e0:	4b79      	ldr	r3, [pc, #484]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	f003 030c 	and.w	r3, r3, #12
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d00d      	beq.n	8002908 <HAL_RCC_GetSysClockFreq+0x40>
 80028ec:	2b08      	cmp	r3, #8
 80028ee:	f200 80e1 	bhi.w	8002ab4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d002      	beq.n	80028fc <HAL_RCC_GetSysClockFreq+0x34>
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d003      	beq.n	8002902 <HAL_RCC_GetSysClockFreq+0x3a>
 80028fa:	e0db      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028fc:	4b73      	ldr	r3, [pc, #460]	@ (8002acc <HAL_RCC_GetSysClockFreq+0x204>)
 80028fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002900:	e0db      	b.n	8002aba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002902:	4b72      	ldr	r3, [pc, #456]	@ (8002acc <HAL_RCC_GetSysClockFreq+0x204>)
 8002904:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002906:	e0d8      	b.n	8002aba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002908:	4b6f      	ldr	r3, [pc, #444]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002910:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002912:	4b6d      	ldr	r3, [pc, #436]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d063      	beq.n	80029e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800291e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	099b      	lsrs	r3, r3, #6
 8002924:	2200      	movs	r2, #0
 8002926:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002928:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800292a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800292c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002930:	633b      	str	r3, [r7, #48]	@ 0x30
 8002932:	2300      	movs	r3, #0
 8002934:	637b      	str	r3, [r7, #52]	@ 0x34
 8002936:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800293a:	4622      	mov	r2, r4
 800293c:	462b      	mov	r3, r5
 800293e:	f04f 0000 	mov.w	r0, #0
 8002942:	f04f 0100 	mov.w	r1, #0
 8002946:	0159      	lsls	r1, r3, #5
 8002948:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800294c:	0150      	lsls	r0, r2, #5
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	4621      	mov	r1, r4
 8002954:	1a51      	subs	r1, r2, r1
 8002956:	6139      	str	r1, [r7, #16]
 8002958:	4629      	mov	r1, r5
 800295a:	eb63 0301 	sbc.w	r3, r3, r1
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	f04f 0200 	mov.w	r2, #0
 8002964:	f04f 0300 	mov.w	r3, #0
 8002968:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800296c:	4659      	mov	r1, fp
 800296e:	018b      	lsls	r3, r1, #6
 8002970:	4651      	mov	r1, sl
 8002972:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002976:	4651      	mov	r1, sl
 8002978:	018a      	lsls	r2, r1, #6
 800297a:	4651      	mov	r1, sl
 800297c:	ebb2 0801 	subs.w	r8, r2, r1
 8002980:	4659      	mov	r1, fp
 8002982:	eb63 0901 	sbc.w	r9, r3, r1
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	f04f 0300 	mov.w	r3, #0
 800298e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002992:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002996:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800299a:	4690      	mov	r8, r2
 800299c:	4699      	mov	r9, r3
 800299e:	4623      	mov	r3, r4
 80029a0:	eb18 0303 	adds.w	r3, r8, r3
 80029a4:	60bb      	str	r3, [r7, #8]
 80029a6:	462b      	mov	r3, r5
 80029a8:	eb49 0303 	adc.w	r3, r9, r3
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	f04f 0200 	mov.w	r2, #0
 80029b2:	f04f 0300 	mov.w	r3, #0
 80029b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80029ba:	4629      	mov	r1, r5
 80029bc:	028b      	lsls	r3, r1, #10
 80029be:	4621      	mov	r1, r4
 80029c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029c4:	4621      	mov	r1, r4
 80029c6:	028a      	lsls	r2, r1, #10
 80029c8:	4610      	mov	r0, r2
 80029ca:	4619      	mov	r1, r3
 80029cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029ce:	2200      	movs	r2, #0
 80029d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029d8:	f7fd fc92 	bl	8000300 <__aeabi_uldivmod>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4613      	mov	r3, r2
 80029e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029e4:	e058      	b.n	8002a98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029e6:	4b38      	ldr	r3, [pc, #224]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	099b      	lsrs	r3, r3, #6
 80029ec:	2200      	movs	r2, #0
 80029ee:	4618      	mov	r0, r3
 80029f0:	4611      	mov	r1, r2
 80029f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80029f6:	623b      	str	r3, [r7, #32]
 80029f8:	2300      	movs	r3, #0
 80029fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80029fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a00:	4642      	mov	r2, r8
 8002a02:	464b      	mov	r3, r9
 8002a04:	f04f 0000 	mov.w	r0, #0
 8002a08:	f04f 0100 	mov.w	r1, #0
 8002a0c:	0159      	lsls	r1, r3, #5
 8002a0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a12:	0150      	lsls	r0, r2, #5
 8002a14:	4602      	mov	r2, r0
 8002a16:	460b      	mov	r3, r1
 8002a18:	4641      	mov	r1, r8
 8002a1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a1e:	4649      	mov	r1, r9
 8002a20:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a24:	f04f 0200 	mov.w	r2, #0
 8002a28:	f04f 0300 	mov.w	r3, #0
 8002a2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a38:	ebb2 040a 	subs.w	r4, r2, sl
 8002a3c:	eb63 050b 	sbc.w	r5, r3, fp
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	00eb      	lsls	r3, r5, #3
 8002a4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a4e:	00e2      	lsls	r2, r4, #3
 8002a50:	4614      	mov	r4, r2
 8002a52:	461d      	mov	r5, r3
 8002a54:	4643      	mov	r3, r8
 8002a56:	18e3      	adds	r3, r4, r3
 8002a58:	603b      	str	r3, [r7, #0]
 8002a5a:	464b      	mov	r3, r9
 8002a5c:	eb45 0303 	adc.w	r3, r5, r3
 8002a60:	607b      	str	r3, [r7, #4]
 8002a62:	f04f 0200 	mov.w	r2, #0
 8002a66:	f04f 0300 	mov.w	r3, #0
 8002a6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a6e:	4629      	mov	r1, r5
 8002a70:	028b      	lsls	r3, r1, #10
 8002a72:	4621      	mov	r1, r4
 8002a74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a78:	4621      	mov	r1, r4
 8002a7a:	028a      	lsls	r2, r1, #10
 8002a7c:	4610      	mov	r0, r2
 8002a7e:	4619      	mov	r1, r3
 8002a80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a82:	2200      	movs	r2, #0
 8002a84:	61bb      	str	r3, [r7, #24]
 8002a86:	61fa      	str	r2, [r7, #28]
 8002a88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a8c:	f7fd fc38 	bl	8000300 <__aeabi_uldivmod>
 8002a90:	4602      	mov	r2, r0
 8002a92:	460b      	mov	r3, r1
 8002a94:	4613      	mov	r3, r2
 8002a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a98:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	0c1b      	lsrs	r3, r3, #16
 8002a9e:	f003 0303 	and.w	r3, r3, #3
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002aa8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002aaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ab2:	e002      	b.n	8002aba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ab4:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <HAL_RCC_GetSysClockFreq+0x204>)
 8002ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ab8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3750      	adds	r7, #80	@ 0x50
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	00f42400 	.word	0x00f42400

08002ad0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ad4:	4b03      	ldr	r3, [pc, #12]	@ (8002ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop
 8002ae4:	20000000 	.word	0x20000000

08002ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002aec:	f7ff fff0 	bl	8002ad0 <HAL_RCC_GetHCLKFreq>
 8002af0:	4602      	mov	r2, r0
 8002af2:	4b05      	ldr	r3, [pc, #20]	@ (8002b08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	0a9b      	lsrs	r3, r3, #10
 8002af8:	f003 0307 	and.w	r3, r3, #7
 8002afc:	4903      	ldr	r1, [pc, #12]	@ (8002b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002afe:	5ccb      	ldrb	r3, [r1, r3]
 8002b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	08006534 	.word	0x08006534

08002b10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b14:	f7ff ffdc 	bl	8002ad0 <HAL_RCC_GetHCLKFreq>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	4b05      	ldr	r3, [pc, #20]	@ (8002b30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	0b5b      	lsrs	r3, r3, #13
 8002b20:	f003 0307 	and.w	r3, r3, #7
 8002b24:	4903      	ldr	r1, [pc, #12]	@ (8002b34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b26:	5ccb      	ldrb	r3, [r1, r3]
 8002b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40023800 	.word	0x40023800
 8002b34:	08006534 	.word	0x08006534

08002b38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002b40:	2300      	movs	r3, #0
 8002b42:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d012      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b60:	4b69      	ldr	r3, [pc, #420]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	4a68      	ldr	r2, [pc, #416]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b66:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002b6a:	6093      	str	r3, [r2, #8]
 8002b6c:	4b66      	ldr	r3, [pc, #408]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b74:	4964      	ldr	r1, [pc, #400]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002b82:	2301      	movs	r3, #1
 8002b84:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d017      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b92:	4b5d      	ldr	r3, [pc, #372]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b98:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba0:	4959      	ldr	r1, [pc, #356]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bb0:	d101      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d017      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002bce:	4b4e      	ldr	r3, [pc, #312]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bd4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bdc:	494a      	ldr	r1, [pc, #296]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bec:	d101      	bne.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0320 	and.w	r3, r3, #32
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f000 808b 	beq.w	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c1c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c20:	4a39      	ldr	r2, [pc, #228]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c26:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c28:	4b37      	ldr	r3, [pc, #220]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c30:	60bb      	str	r3, [r7, #8]
 8002c32:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002c34:	4b35      	ldr	r3, [pc, #212]	@ (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a34      	ldr	r2, [pc, #208]	@ (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c40:	f7fe ff0e 	bl	8001a60 <HAL_GetTick>
 8002c44:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c48:	f7fe ff0a 	bl	8001a60 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b64      	cmp	r3, #100	@ 0x64
 8002c54:	d901      	bls.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e38f      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c5a:	4b2c      	ldr	r3, [pc, #176]	@ (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c66:	4b28      	ldr	r3, [pc, #160]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c6e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d035      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d02e      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c84:	4b20      	ldr	r3, [pc, #128]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c8c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c92:	4a1d      	ldr	r2, [pc, #116]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c98:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ca4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002ca6:	4a18      	ldr	r2, [pc, #96]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002cac:	4b16      	ldr	r3, [pc, #88]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d114      	bne.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb8:	f7fe fed2 	bl	8001a60 <HAL_GetTick>
 8002cbc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cbe:	e00a      	b.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cc0:	f7fe fece 	bl	8001a60 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e351      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0ee      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002cee:	d111      	bne.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002cf0:	4b05      	ldr	r3, [pc, #20]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002cfc:	4b04      	ldr	r3, [pc, #16]	@ (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002cfe:	400b      	ands	r3, r1
 8002d00:	4901      	ldr	r1, [pc, #4]	@ (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d02:	4313      	orrs	r3, r2
 8002d04:	608b      	str	r3, [r1, #8]
 8002d06:	e00b      	b.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002d08:	40023800 	.word	0x40023800
 8002d0c:	40007000 	.word	0x40007000
 8002d10:	0ffffcff 	.word	0x0ffffcff
 8002d14:	4bac      	ldr	r3, [pc, #688]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	4aab      	ldr	r2, [pc, #684]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d1a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002d1e:	6093      	str	r3, [r2, #8]
 8002d20:	4ba9      	ldr	r3, [pc, #676]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d2c:	49a6      	ldr	r1, [pc, #664]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0310 	and.w	r3, r3, #16
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d010      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d3e:	4ba2      	ldr	r3, [pc, #648]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d44:	4aa0      	ldr	r2, [pc, #640]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d4e:	4b9e      	ldr	r3, [pc, #632]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d50:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d58:	499b      	ldr	r1, [pc, #620]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00a      	beq.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d6c:	4b96      	ldr	r3, [pc, #600]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d72:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d7a:	4993      	ldr	r1, [pc, #588]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00a      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d8e:	4b8e      	ldr	r3, [pc, #568]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d9c:	498a      	ldr	r1, [pc, #552]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00a      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002db0:	4b85      	ldr	r3, [pc, #532]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002db6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dbe:	4982      	ldr	r1, [pc, #520]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00a      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002dd2:	4b7d      	ldr	r3, [pc, #500]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de0:	4979      	ldr	r1, [pc, #484]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00a      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002df4:	4b74      	ldr	r3, [pc, #464]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dfa:	f023 0203 	bic.w	r2, r3, #3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	4971      	ldr	r1, [pc, #452]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d00a      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e16:	4b6c      	ldr	r3, [pc, #432]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e1c:	f023 020c 	bic.w	r2, r3, #12
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e24:	4968      	ldr	r1, [pc, #416]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00a      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e38:	4b63      	ldr	r3, [pc, #396]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e46:	4960      	ldr	r1, [pc, #384]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00a      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e60:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e68:	4957      	ldr	r1, [pc, #348]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00a      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e7c:	4b52      	ldr	r3, [pc, #328]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e82:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8a:	494f      	ldr	r1, [pc, #316]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00a      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eac:	4946      	ldr	r1, [pc, #280]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00a      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002ec0:	4b41      	ldr	r3, [pc, #260]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ec6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ece:	493e      	ldr	r1, [pc, #248]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00a      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002ee2:	4b39      	ldr	r3, [pc, #228]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ef0:	4935      	ldr	r1, [pc, #212]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00a      	beq.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002f04:	4b30      	ldr	r3, [pc, #192]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f0a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f12:	492d      	ldr	r1, [pc, #180]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d011      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002f26:	4b28      	ldr	r3, [pc, #160]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f2c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f34:	4924      	ldr	r1, [pc, #144]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f44:	d101      	bne.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002f46:	2301      	movs	r3, #1
 8002f48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0308 	and.w	r3, r3, #8
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f56:	2301      	movs	r3, #1
 8002f58:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00a      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f66:	4b18      	ldr	r3, [pc, #96]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f6c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f74:	4914      	ldr	r1, [pc, #80]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00b      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f88:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f98:	490b      	ldr	r1, [pc, #44]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d00f      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002fac:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fbc:	4902      	ldr	r1, [pc, #8]	@ (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002fc4:	e002      	b.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002fc6:	bf00      	nop
 8002fc8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00b      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002fd8:	4b8a      	ldr	r3, [pc, #552]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fde:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fe8:	4986      	ldr	r1, [pc, #536]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00b      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002ffc:	4b81      	ldr	r3, [pc, #516]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003002:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800300c:	497d      	ldr	r1, [pc, #500]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800300e:	4313      	orrs	r3, r2
 8003010:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d006      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	f000 80d6 	beq.w	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003028:	4b76      	ldr	r3, [pc, #472]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a75      	ldr	r2, [pc, #468]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800302e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003032:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003034:	f7fe fd14 	bl	8001a60 <HAL_GetTick>
 8003038:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800303a:	e008      	b.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800303c:	f7fe fd10 	bl	8001a60 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b64      	cmp	r3, #100	@ 0x64
 8003048:	d901      	bls.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e195      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800304e:	4b6d      	ldr	r3, [pc, #436]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1f0      	bne.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d021      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800306a:	2b00      	cmp	r3, #0
 800306c:	d11d      	bne.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800306e:	4b65      	ldr	r3, [pc, #404]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003070:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003074:	0c1b      	lsrs	r3, r3, #16
 8003076:	f003 0303 	and.w	r3, r3, #3
 800307a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800307c:	4b61      	ldr	r3, [pc, #388]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800307e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003082:	0e1b      	lsrs	r3, r3, #24
 8003084:	f003 030f 	and.w	r3, r3, #15
 8003088:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	019a      	lsls	r2, r3, #6
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	041b      	lsls	r3, r3, #16
 8003094:	431a      	orrs	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	061b      	lsls	r3, r3, #24
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	071b      	lsls	r3, r3, #28
 80030a2:	4958      	ldr	r1, [pc, #352]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d004      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030be:	d00a      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d02e      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030d4:	d129      	bne.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80030d6:	4b4b      	ldr	r3, [pc, #300]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030dc:	0c1b      	lsrs	r3, r3, #16
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030e4:	4b47      	ldr	r3, [pc, #284]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030ea:	0f1b      	lsrs	r3, r3, #28
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	019a      	lsls	r2, r3, #6
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	041b      	lsls	r3, r3, #16
 80030fc:	431a      	orrs	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	061b      	lsls	r3, r3, #24
 8003104:	431a      	orrs	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	071b      	lsls	r3, r3, #28
 800310a:	493e      	ldr	r1, [pc, #248]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003112:	4b3c      	ldr	r3, [pc, #240]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003114:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003118:	f023 021f 	bic.w	r2, r3, #31
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003120:	3b01      	subs	r3, #1
 8003122:	4938      	ldr	r1, [pc, #224]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d01d      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003136:	4b33      	ldr	r3, [pc, #204]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003138:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800313c:	0e1b      	lsrs	r3, r3, #24
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003144:	4b2f      	ldr	r3, [pc, #188]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003146:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800314a:	0f1b      	lsrs	r3, r3, #28
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	019a      	lsls	r2, r3, #6
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	041b      	lsls	r3, r3, #16
 800315e:	431a      	orrs	r2, r3
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	061b      	lsls	r3, r3, #24
 8003164:	431a      	orrs	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	071b      	lsls	r3, r3, #28
 800316a:	4926      	ldr	r1, [pc, #152]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800316c:	4313      	orrs	r3, r2
 800316e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d011      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	019a      	lsls	r2, r3, #6
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	041b      	lsls	r3, r3, #16
 800318a:	431a      	orrs	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	061b      	lsls	r3, r3, #24
 8003192:	431a      	orrs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	071b      	lsls	r3, r3, #28
 800319a:	491a      	ldr	r1, [pc, #104]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800319c:	4313      	orrs	r3, r2
 800319e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80031a2:	4b18      	ldr	r3, [pc, #96]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a17      	ldr	r2, [pc, #92]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031a8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80031ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031ae:	f7fe fc57 	bl	8001a60 <HAL_GetTick>
 80031b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031b4:	e008      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80031b6:	f7fe fc53 	bl	8001a60 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b64      	cmp	r3, #100	@ 0x64
 80031c2:	d901      	bls.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e0d8      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80031c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0f0      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	f040 80ce 	bne.w	8003378 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80031dc:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a08      	ldr	r2, [pc, #32]	@ (8003204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031e8:	f7fe fc3a 	bl	8001a60 <HAL_GetTick>
 80031ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031ee:	e00b      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031f0:	f7fe fc36 	bl	8001a60 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b64      	cmp	r3, #100	@ 0x64
 80031fc:	d904      	bls.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e0bb      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003202:	bf00      	nop
 8003204:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003208:	4b5e      	ldr	r3, [pc, #376]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003210:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003214:	d0ec      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003226:	2b00      	cmp	r3, #0
 8003228:	d009      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003232:	2b00      	cmp	r3, #0
 8003234:	d02e      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	2b00      	cmp	r3, #0
 800323c:	d12a      	bne.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800323e:	4b51      	ldr	r3, [pc, #324]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003244:	0c1b      	lsrs	r3, r3, #16
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800324c:	4b4d      	ldr	r3, [pc, #308]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800324e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003252:	0f1b      	lsrs	r3, r3, #28
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	019a      	lsls	r2, r3, #6
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	041b      	lsls	r3, r3, #16
 8003264:	431a      	orrs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	061b      	lsls	r3, r3, #24
 800326c:	431a      	orrs	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	071b      	lsls	r3, r3, #28
 8003272:	4944      	ldr	r1, [pc, #272]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800327a:	4b42      	ldr	r3, [pc, #264]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800327c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003280:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003288:	3b01      	subs	r3, #1
 800328a:	021b      	lsls	r3, r3, #8
 800328c:	493d      	ldr	r1, [pc, #244]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800328e:	4313      	orrs	r3, r2
 8003290:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d022      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032a8:	d11d      	bne.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032aa:	4b36      	ldr	r3, [pc, #216]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b0:	0e1b      	lsrs	r3, r3, #24
 80032b2:	f003 030f 	and.w	r3, r3, #15
 80032b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80032b8:	4b32      	ldr	r3, [pc, #200]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032be:	0f1b      	lsrs	r3, r3, #28
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	019a      	lsls	r2, r3, #6
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	041b      	lsls	r3, r3, #16
 80032d2:	431a      	orrs	r2, r3
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	061b      	lsls	r3, r3, #24
 80032d8:	431a      	orrs	r2, r3
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	071b      	lsls	r3, r3, #28
 80032de:	4929      	ldr	r1, [pc, #164]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d028      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032f2:	4b24      	ldr	r3, [pc, #144]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f8:	0e1b      	lsrs	r3, r3, #24
 80032fa:	f003 030f 	and.w	r3, r3, #15
 80032fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003300:	4b20      	ldr	r3, [pc, #128]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003306:	0c1b      	lsrs	r3, r3, #16
 8003308:	f003 0303 	and.w	r3, r3, #3
 800330c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	019a      	lsls	r2, r3, #6
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	041b      	lsls	r3, r3, #16
 8003318:	431a      	orrs	r2, r3
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	061b      	lsls	r3, r3, #24
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	69db      	ldr	r3, [r3, #28]
 8003324:	071b      	lsls	r3, r3, #28
 8003326:	4917      	ldr	r1, [pc, #92]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003328:	4313      	orrs	r3, r2
 800332a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800332e:	4b15      	ldr	r3, [pc, #84]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003330:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003334:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333c:	4911      	ldr	r1, [pc, #68]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800333e:	4313      	orrs	r3, r2
 8003340:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003344:	4b0f      	ldr	r3, [pc, #60]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a0e      	ldr	r2, [pc, #56]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800334a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800334e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003350:	f7fe fb86 	bl	8001a60 <HAL_GetTick>
 8003354:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003356:	e008      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003358:	f7fe fb82 	bl	8001a60 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b64      	cmp	r3, #100	@ 0x64
 8003364:	d901      	bls.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e007      	b.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800336a:	4b06      	ldr	r3, [pc, #24]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003372:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003376:	d1ef      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3720      	adds	r7, #32
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40023800 	.word	0x40023800

08003388 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e09d      	b.n	80034d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d108      	bne.n	80033b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033aa:	d009      	beq.n	80033c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	61da      	str	r2, [r3, #28]
 80033b2:	e005      	b.n	80033c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d106      	bne.n	80033e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7fe f946 	bl	800166c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003400:	d902      	bls.n	8003408 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003402:	2300      	movs	r3, #0
 8003404:	60fb      	str	r3, [r7, #12]
 8003406:	e002      	b.n	800340e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003408:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800340c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003416:	d007      	beq.n	8003428 <HAL_SPI_Init+0xa0>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003420:	d002      	beq.n	8003428 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003438:	431a      	orrs	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	431a      	orrs	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	695b      	ldr	r3, [r3, #20]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	431a      	orrs	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	699b      	ldr	r3, [r3, #24]
 8003452:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	69db      	ldr	r3, [r3, #28]
 800345c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003460:	431a      	orrs	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800346a:	ea42 0103 	orr.w	r1, r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003472:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	0c1b      	lsrs	r3, r3, #16
 8003484:	f003 0204 	and.w	r2, r3, #4
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348c:	f003 0310 	and.w	r3, r3, #16
 8003490:	431a      	orrs	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80034a4:	ea42 0103 	orr.w	r1, r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	69da      	ldr	r2, [r3, #28]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b088      	sub	sp, #32
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	60f8      	str	r0, [r7, #12]
 80034e6:	60b9      	str	r1, [r7, #8]
 80034e8:	603b      	str	r3, [r7, #0]
 80034ea:	4613      	mov	r3, r2
 80034ec:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034ee:	f7fe fab7 	bl	8001a60 <HAL_GetTick>
 80034f2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2b01      	cmp	r3, #1
 8003502:	d001      	beq.n	8003508 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003504:	2302      	movs	r3, #2
 8003506:	e15c      	b.n	80037c2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d002      	beq.n	8003514 <HAL_SPI_Transmit+0x36>
 800350e:	88fb      	ldrh	r3, [r7, #6]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e154      	b.n	80037c2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800351e:	2b01      	cmp	r3, #1
 8003520:	d101      	bne.n	8003526 <HAL_SPI_Transmit+0x48>
 8003522:	2302      	movs	r3, #2
 8003524:	e14d      	b.n	80037c2 <HAL_SPI_Transmit+0x2e4>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2203      	movs	r2, #3
 8003532:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	88fa      	ldrh	r2, [r7, #6]
 8003546:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	88fa      	ldrh	r2, [r7, #6]
 800354c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003578:	d10f      	bne.n	800359a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003588:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003598:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a4:	2b40      	cmp	r3, #64	@ 0x40
 80035a6:	d007      	beq.n	80035b8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80035c0:	d952      	bls.n	8003668 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d002      	beq.n	80035d0 <HAL_SPI_Transmit+0xf2>
 80035ca:	8b7b      	ldrh	r3, [r7, #26]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d145      	bne.n	800365c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d4:	881a      	ldrh	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e0:	1c9a      	adds	r2, r3, #2
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80035f4:	e032      	b.n	800365c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b02      	cmp	r3, #2
 8003602:	d112      	bne.n	800362a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003608:	881a      	ldrh	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003614:	1c9a      	adds	r2, r3, #2
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800361e:	b29b      	uxth	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003628:	e018      	b.n	800365c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800362a:	f7fe fa19 	bl	8001a60 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	429a      	cmp	r2, r3
 8003638:	d803      	bhi.n	8003642 <HAL_SPI_Transmit+0x164>
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003640:	d102      	bne.n	8003648 <HAL_SPI_Transmit+0x16a>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d109      	bne.n	800365c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e0b2      	b.n	80037c2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003660:	b29b      	uxth	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1c7      	bne.n	80035f6 <HAL_SPI_Transmit+0x118>
 8003666:	e083      	b.n	8003770 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d002      	beq.n	8003676 <HAL_SPI_Transmit+0x198>
 8003670:	8b7b      	ldrh	r3, [r7, #26]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d177      	bne.n	8003766 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b01      	cmp	r3, #1
 800367e:	d912      	bls.n	80036a6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003684:	881a      	ldrh	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003690:	1c9a      	adds	r2, r3, #2
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800369a:	b29b      	uxth	r3, r3
 800369c:	3b02      	subs	r3, #2
 800369e:	b29a      	uxth	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036a4:	e05f      	b.n	8003766 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	330c      	adds	r3, #12
 80036b0:	7812      	ldrb	r2, [r2, #0]
 80036b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b8:	1c5a      	adds	r2, r3, #1
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	3b01      	subs	r3, #1
 80036c6:	b29a      	uxth	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80036cc:	e04b      	b.n	8003766 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d12b      	bne.n	8003734 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d912      	bls.n	800370c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ea:	881a      	ldrh	r2, [r3, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f6:	1c9a      	adds	r2, r3, #2
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003700:	b29b      	uxth	r3, r3
 8003702:	3b02      	subs	r3, #2
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800370a:	e02c      	b.n	8003766 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	330c      	adds	r3, #12
 8003716:	7812      	ldrb	r2, [r2, #0]
 8003718:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003728:	b29b      	uxth	r3, r3
 800372a:	3b01      	subs	r3, #1
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003732:	e018      	b.n	8003766 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003734:	f7fe f994 	bl	8001a60 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d803      	bhi.n	800374c <HAL_SPI_Transmit+0x26e>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374a:	d102      	bne.n	8003752 <HAL_SPI_Transmit+0x274>
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d109      	bne.n	8003766 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e02d      	b.n	80037c2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1ae      	bne.n	80036ce <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003770:	69fa      	ldr	r2, [r7, #28]
 8003772:	6839      	ldr	r1, [r7, #0]
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 fd19 	bl	80041ac <SPI_EndRxTxTransaction>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d002      	beq.n	8003786 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2220      	movs	r2, #32
 8003784:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10a      	bne.n	80037a4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800378e:	2300      	movs	r3, #0
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	617b      	str	r3, [r7, #20]
 80037a2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e000      	b.n	80037c2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80037c0:	2300      	movs	r3, #0
  }
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3720      	adds	r7, #32
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b088      	sub	sp, #32
 80037ce:	af02      	add	r7, sp, #8
 80037d0:	60f8      	str	r0, [r7, #12]
 80037d2:	60b9      	str	r1, [r7, #8]
 80037d4:	603b      	str	r3, [r7, #0]
 80037d6:	4613      	mov	r3, r2
 80037d8:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d001      	beq.n	80037ea <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80037e6:	2302      	movs	r3, #2
 80037e8:	e123      	b.n	8003a32 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d002      	beq.n	80037f6 <HAL_SPI_Receive+0x2c>
 80037f0:	88fb      	ldrh	r3, [r7, #6]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e11b      	b.n	8003a32 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003802:	d112      	bne.n	800382a <HAL_SPI_Receive+0x60>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d10e      	bne.n	800382a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2204      	movs	r2, #4
 8003810:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003814:	88fa      	ldrh	r2, [r7, #6]
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	4613      	mov	r3, r2
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	68b9      	ldr	r1, [r7, #8]
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f000 f90a 	bl	8003a3a <HAL_SPI_TransmitReceive>
 8003826:	4603      	mov	r3, r0
 8003828:	e103      	b.n	8003a32 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800382a:	f7fe f919 	bl	8001a60 <HAL_GetTick>
 800382e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003836:	2b01      	cmp	r3, #1
 8003838:	d101      	bne.n	800383e <HAL_SPI_Receive+0x74>
 800383a:	2302      	movs	r3, #2
 800383c:	e0f9      	b.n	8003a32 <HAL_SPI_Receive+0x268>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2204      	movs	r2, #4
 800384a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2200      	movs	r2, #0
 8003852:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	88fa      	ldrh	r2, [r7, #6]
 800385e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	88fa      	ldrh	r2, [r7, #6]
 8003866:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003890:	d908      	bls.n	80038a4 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038a0:	605a      	str	r2, [r3, #4]
 80038a2:	e007      	b.n	80038b4 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80038b2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038bc:	d10f      	bne.n	80038de <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80038dc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038e8:	2b40      	cmp	r3, #64	@ 0x40
 80038ea:	d007      	beq.n	80038fc <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038fa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003904:	d875      	bhi.n	80039f2 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003906:	e037      	b.n	8003978 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	2b01      	cmp	r3, #1
 8003914:	d117      	bne.n	8003946 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f103 020c 	add.w	r2, r3, #12
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	7812      	ldrb	r2, [r2, #0]
 8003924:	b2d2      	uxtb	r2, r2
 8003926:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003938:	b29b      	uxth	r3, r3
 800393a:	3b01      	subs	r3, #1
 800393c:	b29a      	uxth	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003944:	e018      	b.n	8003978 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003946:	f7fe f88b 	bl	8001a60 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	429a      	cmp	r2, r3
 8003954:	d803      	bhi.n	800395e <HAL_SPI_Receive+0x194>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800395c:	d102      	bne.n	8003964 <HAL_SPI_Receive+0x19a>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d109      	bne.n	8003978 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e05c      	b.n	8003a32 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800397e:	b29b      	uxth	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1c1      	bne.n	8003908 <HAL_SPI_Receive+0x13e>
 8003984:	e03b      	b.n	80039fe <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b01      	cmp	r3, #1
 8003992:	d115      	bne.n	80039c0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68da      	ldr	r2, [r3, #12]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399e:	b292      	uxth	r2, r2
 80039a0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a6:	1c9a      	adds	r2, r3, #2
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	3b01      	subs	r3, #1
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80039be:	e018      	b.n	80039f2 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039c0:	f7fe f84e 	bl	8001a60 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d803      	bhi.n	80039d8 <HAL_SPI_Receive+0x20e>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d6:	d102      	bne.n	80039de <HAL_SPI_Receive+0x214>
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d109      	bne.n	80039f2 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e01f      	b.n	8003a32 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1c3      	bne.n	8003986 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	6839      	ldr	r1, [r7, #0]
 8003a02:	68f8      	ldr	r0, [r7, #12]
 8003a04:	f000 fb56 	bl	80040b4 <SPI_EndRxTransaction>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d002      	beq.n	8003a14 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2220      	movs	r2, #32
 8003a12:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e000      	b.n	8003a32 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8003a30:	2300      	movs	r3, #0
  }
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b08a      	sub	sp, #40	@ 0x28
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	60f8      	str	r0, [r7, #12]
 8003a42:	60b9      	str	r1, [r7, #8]
 8003a44:	607a      	str	r2, [r7, #4]
 8003a46:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a4c:	f7fe f808 	bl	8001a60 <HAL_GetTick>
 8003a50:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a58:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003a60:	887b      	ldrh	r3, [r7, #2]
 8003a62:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003a64:	887b      	ldrh	r3, [r7, #2]
 8003a66:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a68:	7ffb      	ldrb	r3, [r7, #31]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d00c      	beq.n	8003a88 <HAL_SPI_TransmitReceive+0x4e>
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a74:	d106      	bne.n	8003a84 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d102      	bne.n	8003a84 <HAL_SPI_TransmitReceive+0x4a>
 8003a7e:	7ffb      	ldrb	r3, [r7, #31]
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	d001      	beq.n	8003a88 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003a84:	2302      	movs	r3, #2
 8003a86:	e1f3      	b.n	8003e70 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d005      	beq.n	8003a9a <HAL_SPI_TransmitReceive+0x60>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <HAL_SPI_TransmitReceive+0x60>
 8003a94:	887b      	ldrh	r3, [r7, #2]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e1e8      	b.n	8003e70 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d101      	bne.n	8003aac <HAL_SPI_TransmitReceive+0x72>
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	e1e1      	b.n	8003e70 <HAL_SPI_TransmitReceive+0x436>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b04      	cmp	r3, #4
 8003abe:	d003      	beq.n	8003ac8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2205      	movs	r2, #5
 8003ac4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	887a      	ldrh	r2, [r7, #2]
 8003ad8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	887a      	ldrh	r2, [r7, #2]
 8003ae0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	68ba      	ldr	r2, [r7, #8]
 8003ae8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	887a      	ldrh	r2, [r7, #2]
 8003aee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	887a      	ldrh	r2, [r7, #2]
 8003af4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b0a:	d802      	bhi.n	8003b12 <HAL_SPI_TransmitReceive+0xd8>
 8003b0c:	8abb      	ldrh	r3, [r7, #20]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d908      	bls.n	8003b24 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	e007      	b.n	8003b34 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b32:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b3e:	2b40      	cmp	r3, #64	@ 0x40
 8003b40:	d007      	beq.n	8003b52 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b5a:	f240 8083 	bls.w	8003c64 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d002      	beq.n	8003b6c <HAL_SPI_TransmitReceive+0x132>
 8003b66:	8afb      	ldrh	r3, [r7, #22]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d16f      	bne.n	8003c4c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b70:	881a      	ldrh	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7c:	1c9a      	adds	r2, r3, #2
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b90:	e05c      	b.n	8003c4c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d11b      	bne.n	8003bd8 <HAL_SPI_TransmitReceive+0x19e>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d016      	beq.n	8003bd8 <HAL_SPI_TransmitReceive+0x19e>
 8003baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d113      	bne.n	8003bd8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb4:	881a      	ldrh	r2, [r3, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc0:	1c9a      	adds	r2, r3, #2
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d11c      	bne.n	8003c20 <HAL_SPI_TransmitReceive+0x1e6>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d016      	beq.n	8003c20 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfc:	b292      	uxth	r2, r2
 8003bfe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c04:	1c9a      	adds	r2, r3, #2
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003c20:	f7fd ff1e 	bl	8001a60 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d80d      	bhi.n	8003c4c <HAL_SPI_TransmitReceive+0x212>
 8003c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c36:	d009      	beq.n	8003c4c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e111      	b.n	8003e70 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d19d      	bne.n	8003b92 <HAL_SPI_TransmitReceive+0x158>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d197      	bne.n	8003b92 <HAL_SPI_TransmitReceive+0x158>
 8003c62:	e0e5      	b.n	8003e30 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_SPI_TransmitReceive+0x23a>
 8003c6c:	8afb      	ldrh	r3, [r7, #22]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	f040 80d1 	bne.w	8003e16 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d912      	bls.n	8003ca4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c82:	881a      	ldrh	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c8e:	1c9a      	adds	r2, r3, #2
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	3b02      	subs	r3, #2
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ca2:	e0b8      	b.n	8003e16 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	330c      	adds	r3, #12
 8003cae:	7812      	ldrb	r2, [r2, #0]
 8003cb0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cca:	e0a4      	b.n	8003e16 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d134      	bne.n	8003d44 <HAL_SPI_TransmitReceive+0x30a>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d02f      	beq.n	8003d44 <HAL_SPI_TransmitReceive+0x30a>
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d12c      	bne.n	8003d44 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d912      	bls.n	8003d1a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf8:	881a      	ldrh	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d04:	1c9a      	adds	r2, r3, #2
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	3b02      	subs	r3, #2
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003d18:	e012      	b.n	8003d40 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	330c      	adds	r3, #12
 8003d24:	7812      	ldrb	r2, [r2, #0]
 8003d26:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2c:	1c5a      	adds	r2, r3, #1
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	3b01      	subs	r3, #1
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d148      	bne.n	8003de4 <HAL_SPI_TransmitReceive+0x3aa>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d042      	beq.n	8003de4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d923      	bls.n	8003db2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68da      	ldr	r2, [r3, #12]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d74:	b292      	uxth	r2, r2
 8003d76:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7c:	1c9a      	adds	r2, r3, #2
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	3b02      	subs	r3, #2
 8003d8c:	b29a      	uxth	r2, r3
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d81f      	bhi.n	8003de0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003dae:	605a      	str	r2, [r3, #4]
 8003db0:	e016      	b.n	8003de0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f103 020c 	add.w	r2, r3, #12
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbe:	7812      	ldrb	r2, [r2, #0]
 8003dc0:	b2d2      	uxtb	r2, r2
 8003dc2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc8:	1c5a      	adds	r2, r3, #1
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003de0:	2301      	movs	r3, #1
 8003de2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003de4:	f7fd fe3c 	bl	8001a60 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	6a3b      	ldr	r3, [r7, #32]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d803      	bhi.n	8003dfc <HAL_SPI_TransmitReceive+0x3c2>
 8003df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dfa:	d102      	bne.n	8003e02 <HAL_SPI_TransmitReceive+0x3c8>
 8003dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d109      	bne.n	8003e16 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e02c      	b.n	8003e70 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f47f af55 	bne.w	8003ccc <HAL_SPI_TransmitReceive+0x292>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f47f af4e 	bne.w	8003ccc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e30:	6a3a      	ldr	r2, [r7, #32]
 8003e32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e34:	68f8      	ldr	r0, [r7, #12]
 8003e36:	f000 f9b9 	bl	80041ac <SPI_EndRxTxTransaction>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d008      	beq.n	8003e52 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2220      	movs	r2, #32
 8003e44:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e00e      	b.n	8003e70 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
  }
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3728      	adds	r7, #40	@ 0x28
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b088      	sub	sp, #32
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	4613      	mov	r3, r2
 8003e86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e88:	f7fd fdea 	bl	8001a60 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e90:	1a9b      	subs	r3, r3, r2
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	4413      	add	r3, r2
 8003e96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e98:	f7fd fde2 	bl	8001a60 <HAL_GetTick>
 8003e9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e9e:	4b39      	ldr	r3, [pc, #228]	@ (8003f84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	015b      	lsls	r3, r3, #5
 8003ea4:	0d1b      	lsrs	r3, r3, #20
 8003ea6:	69fa      	ldr	r2, [r7, #28]
 8003ea8:	fb02 f303 	mul.w	r3, r2, r3
 8003eac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eae:	e055      	b.n	8003f5c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb6:	d051      	beq.n	8003f5c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003eb8:	f7fd fdd2 	bl	8001a60 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	69fa      	ldr	r2, [r7, #28]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d902      	bls.n	8003ece <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d13d      	bne.n	8003f4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685a      	ldr	r2, [r3, #4]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003edc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ee6:	d111      	bne.n	8003f0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ef0:	d004      	beq.n	8003efc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003efa:	d107      	bne.n	8003f0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f14:	d10f      	bne.n	8003f36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e018      	b.n	8003f7c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d102      	bne.n	8003f56 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61fb      	str	r3, [r7, #28]
 8003f54:	e002      	b.n	8003f5c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	4013      	ands	r3, r2
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	bf0c      	ite	eq
 8003f6c:	2301      	moveq	r3, #1
 8003f6e:	2300      	movne	r3, #0
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	461a      	mov	r2, r3
 8003f74:	79fb      	ldrb	r3, [r7, #7]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d19a      	bne.n	8003eb0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003f7a:	2300      	movs	r3, #0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3720      	adds	r7, #32
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	20000000 	.word	0x20000000

08003f88 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b08a      	sub	sp, #40	@ 0x28
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
 8003f94:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003f96:	2300      	movs	r3, #0
 8003f98:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003f9a:	f7fd fd61 	bl	8001a60 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa2:	1a9b      	subs	r3, r3, r2
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003faa:	f7fd fd59 	bl	8001a60 <HAL_GetTick>
 8003fae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003fb8:	4b3d      	ldr	r3, [pc, #244]	@ (80040b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	00da      	lsls	r2, r3, #3
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	0d1b      	lsrs	r3, r3, #20
 8003fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fca:	fb02 f303 	mul.w	r3, r2, r3
 8003fce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003fd0:	e061      	b.n	8004096 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fd8:	d107      	bne.n	8003fea <SPI_WaitFifoStateUntilTimeout+0x62>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d104      	bne.n	8003fea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003fe8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff0:	d051      	beq.n	8004096 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ff2:	f7fd fd35 	bl	8001a60 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d902      	bls.n	8004008 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004004:	2b00      	cmp	r3, #0
 8004006:	d13d      	bne.n	8004084 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004016:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004020:	d111      	bne.n	8004046 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800402a:	d004      	beq.n	8004036 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004034:	d107      	bne.n	8004046 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004044:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800404e:	d10f      	bne.n	8004070 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800406e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e011      	b.n	80040a8 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d102      	bne.n	8004090 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800408a:	2300      	movs	r3, #0
 800408c:	627b      	str	r3, [r7, #36]	@ 0x24
 800408e:	e002      	b.n	8004096 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	3b01      	subs	r3, #1
 8004094:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	4013      	ands	r3, r2
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d195      	bne.n	8003fd2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3728      	adds	r7, #40	@ 0x28
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	20000000 	.word	0x20000000

080040b4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b088      	sub	sp, #32
 80040b8:	af02      	add	r7, sp, #8
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040c8:	d111      	bne.n	80040ee <SPI_EndRxTransaction+0x3a>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040d2:	d004      	beq.n	80040de <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040dc:	d107      	bne.n	80040ee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040ec:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040f6:	d112      	bne.n	800411e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	2200      	movs	r2, #0
 8004100:	2180      	movs	r1, #128	@ 0x80
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f7ff feb8 	bl	8003e78 <SPI_WaitFlagStateUntilTimeout>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d021      	beq.n	8004152 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004112:	f043 0220 	orr.w	r2, r3, #32
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e03d      	b.n	800419a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800411e:	4b21      	ldr	r3, [pc, #132]	@ (80041a4 <SPI_EndRxTransaction+0xf0>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a21      	ldr	r2, [pc, #132]	@ (80041a8 <SPI_EndRxTransaction+0xf4>)
 8004124:	fba2 2303 	umull	r2, r3, r2, r3
 8004128:	0d5b      	lsrs	r3, r3, #21
 800412a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800412e:	fb02 f303 	mul.w	r3, r2, r3
 8004132:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00a      	beq.n	8004150 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	3b01      	subs	r3, #1
 800413e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800414a:	2b80      	cmp	r3, #128	@ 0x80
 800414c:	d0f2      	beq.n	8004134 <SPI_EndRxTransaction+0x80>
 800414e:	e000      	b.n	8004152 <SPI_EndRxTransaction+0x9e>
        break;
 8004150:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800415a:	d11d      	bne.n	8004198 <SPI_EndRxTransaction+0xe4>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004164:	d004      	beq.n	8004170 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800416e:	d113      	bne.n	8004198 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	2200      	movs	r2, #0
 8004178:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f7ff ff03 	bl	8003f88 <SPI_WaitFifoStateUntilTimeout>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d007      	beq.n	8004198 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800418c:	f043 0220 	orr.w	r2, r3, #32
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e000      	b.n	800419a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	20000000 	.word	0x20000000
 80041a8:	165e9f81 	.word	0x165e9f81

080041ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b088      	sub	sp, #32
 80041b0:	af02      	add	r7, sp, #8
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	2200      	movs	r2, #0
 80041c0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f7ff fedf 	bl	8003f88 <SPI_WaitFifoStateUntilTimeout>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d007      	beq.n	80041e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041d4:	f043 0220 	orr.w	r2, r3, #32
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e046      	b.n	800426e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041e0:	4b25      	ldr	r3, [pc, #148]	@ (8004278 <SPI_EndRxTxTransaction+0xcc>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a25      	ldr	r2, [pc, #148]	@ (800427c <SPI_EndRxTxTransaction+0xd0>)
 80041e6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ea:	0d5b      	lsrs	r3, r3, #21
 80041ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80041f0:	fb02 f303 	mul.w	r3, r2, r3
 80041f4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041fe:	d112      	bne.n	8004226 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	9300      	str	r3, [sp, #0]
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2200      	movs	r2, #0
 8004208:	2180      	movs	r1, #128	@ 0x80
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f7ff fe34 	bl	8003e78 <SPI_WaitFlagStateUntilTimeout>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d016      	beq.n	8004244 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800421a:	f043 0220 	orr.w	r2, r3, #32
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e023      	b.n	800426e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00a      	beq.n	8004242 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	3b01      	subs	r3, #1
 8004230:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800423c:	2b80      	cmp	r3, #128	@ 0x80
 800423e:	d0f2      	beq.n	8004226 <SPI_EndRxTxTransaction+0x7a>
 8004240:	e000      	b.n	8004244 <SPI_EndRxTxTransaction+0x98>
        break;
 8004242:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	9300      	str	r3, [sp, #0]
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	2200      	movs	r2, #0
 800424c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f7ff fe99 	bl	8003f88 <SPI_WaitFifoStateUntilTimeout>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d007      	beq.n	800426c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004260:	f043 0220 	orr.w	r2, r3, #32
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e000      	b.n	800426e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3718      	adds	r7, #24
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	20000000 	.word	0x20000000
 800427c:	165e9f81 	.word	0x165e9f81

08004280 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e040      	b.n	8004314 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004296:	2b00      	cmp	r3, #0
 8004298:	d106      	bne.n	80042a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f7fd fa26 	bl	80016f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2224      	movs	r2, #36	@ 0x24
 80042ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f022 0201 	bic.w	r2, r2, #1
 80042bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d002      	beq.n	80042cc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 fe42 	bl	8004f50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f000 fbdb 	bl	8004a88 <UART_SetConfig>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d101      	bne.n	80042dc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e01b      	b.n	8004314 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685a      	ldr	r2, [r3, #4]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80042ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689a      	ldr	r2, [r3, #8]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f042 0201 	orr.w	r2, r2, #1
 800430a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 fec1 	bl	8005094 <UART_CheckIdleState>
 8004312:	4603      	mov	r3, r0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b08a      	sub	sp, #40	@ 0x28
 8004320:	af02      	add	r7, sp, #8
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	603b      	str	r3, [r7, #0]
 8004328:	4613      	mov	r3, r2
 800432a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004330:	2b20      	cmp	r3, #32
 8004332:	d177      	bne.n	8004424 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d002      	beq.n	8004340 <HAL_UART_Transmit+0x24>
 800433a:	88fb      	ldrh	r3, [r7, #6]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d101      	bne.n	8004344 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e070      	b.n	8004426 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2221      	movs	r2, #33	@ 0x21
 8004350:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004352:	f7fd fb85 	bl	8001a60 <HAL_GetTick>
 8004356:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	88fa      	ldrh	r2, [r7, #6]
 800435c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	88fa      	ldrh	r2, [r7, #6]
 8004364:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004370:	d108      	bne.n	8004384 <HAL_UART_Transmit+0x68>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d104      	bne.n	8004384 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800437a:	2300      	movs	r3, #0
 800437c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	61bb      	str	r3, [r7, #24]
 8004382:	e003      	b.n	800438c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004388:	2300      	movs	r3, #0
 800438a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800438c:	e02f      	b.n	80043ee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	9300      	str	r3, [sp, #0]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2200      	movs	r2, #0
 8004396:	2180      	movs	r1, #128	@ 0x80
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 ff23 	bl	80051e4 <UART_WaitOnFlagUntilTimeout>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d004      	beq.n	80043ae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e03b      	b.n	8004426 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10b      	bne.n	80043cc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	461a      	mov	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	3302      	adds	r3, #2
 80043c8:	61bb      	str	r3, [r7, #24]
 80043ca:	e007      	b.n	80043dc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	781a      	ldrb	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	3301      	adds	r3, #1
 80043da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	3b01      	subs	r3, #1
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1c9      	bne.n	800438e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	2200      	movs	r2, #0
 8004402:	2140      	movs	r1, #64	@ 0x40
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 feed 	bl	80051e4 <UART_WaitOnFlagUntilTimeout>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d004      	beq.n	800441a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2220      	movs	r2, #32
 8004414:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e005      	b.n	8004426 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2220      	movs	r2, #32
 800441e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004420:	2300      	movs	r3, #0
 8004422:	e000      	b.n	8004426 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004424:	2302      	movs	r3, #2
  }
}
 8004426:	4618      	mov	r0, r3
 8004428:	3720      	adds	r7, #32
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
	...

08004430 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b0ba      	sub	sp, #232	@ 0xe8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	69db      	ldr	r3, [r3, #28]
 800443e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004456:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800445a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800445e:	4013      	ands	r3, r2
 8004460:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004464:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004468:	2b00      	cmp	r3, #0
 800446a:	d115      	bne.n	8004498 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800446c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004470:	f003 0320 	and.w	r3, r3, #32
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00f      	beq.n	8004498 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800447c:	f003 0320 	and.w	r3, r3, #32
 8004480:	2b00      	cmp	r3, #0
 8004482:	d009      	beq.n	8004498 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 82c6 	beq.w	8004a1a <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	4798      	blx	r3
      }
      return;
 8004496:	e2c0      	b.n	8004a1a <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004498:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 8117 	beq.w	80046d0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80044a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d106      	bne.n	80044bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80044ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80044b2:	4b85      	ldr	r3, [pc, #532]	@ (80046c8 <HAL_UART_IRQHandler+0x298>)
 80044b4:	4013      	ands	r3, r2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	f000 810a 	beq.w	80046d0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80044bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044c0:	f003 0301 	and.w	r3, r3, #1
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d011      	beq.n	80044ec <HAL_UART_IRQHandler+0xbc>
 80044c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00b      	beq.n	80044ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2201      	movs	r2, #1
 80044da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044e2:	f043 0201 	orr.w	r2, r3, #1
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d011      	beq.n	800451c <HAL_UART_IRQHandler+0xec>
 80044f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00b      	beq.n	800451c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2202      	movs	r2, #2
 800450a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004512:	f043 0204 	orr.w	r2, r3, #4
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800451c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	d011      	beq.n	800454c <HAL_UART_IRQHandler+0x11c>
 8004528:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00b      	beq.n	800454c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2204      	movs	r2, #4
 800453a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004542:	f043 0202 	orr.w	r2, r3, #2
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800454c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004550:	f003 0308 	and.w	r3, r3, #8
 8004554:	2b00      	cmp	r3, #0
 8004556:	d017      	beq.n	8004588 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800455c:	f003 0320 	and.w	r3, r3, #32
 8004560:	2b00      	cmp	r3, #0
 8004562:	d105      	bne.n	8004570 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004564:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004568:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00b      	beq.n	8004588 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2208      	movs	r2, #8
 8004576:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800457e:	f043 0208 	orr.w	r2, r3, #8
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800458c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004590:	2b00      	cmp	r3, #0
 8004592:	d012      	beq.n	80045ba <HAL_UART_IRQHandler+0x18a>
 8004594:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004598:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00c      	beq.n	80045ba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80045a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045b0:	f043 0220 	orr.w	r2, r3, #32
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 822c 	beq.w	8004a1e <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80045c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045ca:	f003 0320 	and.w	r3, r3, #32
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00d      	beq.n	80045ee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80045d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045d6:	f003 0320 	and.w	r3, r3, #32
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d007      	beq.n	80045ee <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004602:	2b40      	cmp	r3, #64	@ 0x40
 8004604:	d005      	beq.n	8004612 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004606:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800460a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800460e:	2b00      	cmp	r3, #0
 8004610:	d04f      	beq.n	80046b2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 fe53 	bl	80052be <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004622:	2b40      	cmp	r3, #64	@ 0x40
 8004624:	d141      	bne.n	80046aa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	3308      	adds	r3, #8
 800462c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004630:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004634:	e853 3f00 	ldrex	r3, [r3]
 8004638:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800463c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004644:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	3308      	adds	r3, #8
 800464e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004652:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004656:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800465e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004662:	e841 2300 	strex	r3, r2, [r1]
 8004666:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800466a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1d9      	bne.n	8004626 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004676:	2b00      	cmp	r3, #0
 8004678:	d013      	beq.n	80046a2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800467e:	4a13      	ldr	r2, [pc, #76]	@ (80046cc <HAL_UART_IRQHandler+0x29c>)
 8004680:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004686:	4618      	mov	r0, r3
 8004688:	f7fd fb9b 	bl	8001dc2 <HAL_DMA_Abort_IT>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d017      	beq.n	80046c2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800469c:	4610      	mov	r0, r2
 800469e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046a0:	e00f      	b.n	80046c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f9d0 	bl	8004a48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046a8:	e00b      	b.n	80046c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f9cc 	bl	8004a48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046b0:	e007      	b.n	80046c2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f9c8 	bl	8004a48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80046c0:	e1ad      	b.n	8004a1e <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046c2:	bf00      	nop
    return;
 80046c4:	e1ab      	b.n	8004a1e <HAL_UART_IRQHandler+0x5ee>
 80046c6:	bf00      	nop
 80046c8:	04000120 	.word	0x04000120
 80046cc:	08005387 	.word	0x08005387

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	f040 8166 	bne.w	80049a6 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80046da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046de:	f003 0310 	and.w	r3, r3, #16
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	f000 815f 	beq.w	80049a6 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80046e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ec:	f003 0310 	and.w	r3, r3, #16
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 8158 	beq.w	80049a6 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2210      	movs	r2, #16
 80046fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004708:	2b40      	cmp	r3, #64	@ 0x40
 800470a:	f040 80d0 	bne.w	80048ae <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800471a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800471e:	2b00      	cmp	r3, #0
 8004720:	f000 80ab 	beq.w	800487a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800472a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800472e:	429a      	cmp	r2, r3
 8004730:	f080 80a3 	bcs.w	800487a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800473a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004742:	69db      	ldr	r3, [r3, #28]
 8004744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004748:	f000 8086 	beq.w	8004858 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004754:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004758:	e853 3f00 	ldrex	r3, [r3]
 800475c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004760:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004764:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004768:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	461a      	mov	r2, r3
 8004772:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004776:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800477a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004782:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004786:	e841 2300 	strex	r3, r2, [r1]
 800478a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800478e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1da      	bne.n	800474c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3308      	adds	r3, #8
 800479c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047a0:	e853 3f00 	ldrex	r3, [r3]
 80047a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80047a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047a8:	f023 0301 	bic.w	r3, r3, #1
 80047ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	3308      	adds	r3, #8
 80047b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80047ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80047be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80047c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80047c6:	e841 2300 	strex	r3, r2, [r1]
 80047ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80047cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1e1      	bne.n	8004796 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	3308      	adds	r3, #8
 80047d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047dc:	e853 3f00 	ldrex	r3, [r3]
 80047e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80047e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	3308      	adds	r3, #8
 80047f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80047f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80047fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80047fe:	e841 2300 	strex	r3, r2, [r1]
 8004802:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004804:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1e3      	bne.n	80047d2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2220      	movs	r2, #32
 800480e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004820:	e853 3f00 	ldrex	r3, [r3]
 8004824:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004828:	f023 0310 	bic.w	r3, r3, #16
 800482c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	461a      	mov	r2, r3
 8004836:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800483a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800483c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800483e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004840:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004842:	e841 2300 	strex	r3, r2, [r1]
 8004846:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1e4      	bne.n	8004818 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004852:	4618      	mov	r0, r3
 8004854:	f7fd fa45 	bl	8001ce2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800486a:	b29b      	uxth	r3, r3
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	b29b      	uxth	r3, r3
 8004870:	4619      	mov	r1, r3
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f8f2 	bl	8004a5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004878:	e0d3      	b.n	8004a22 <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004880:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004884:	429a      	cmp	r2, r3
 8004886:	f040 80cc 	bne.w	8004a22 <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800488e:	69db      	ldr	r3, [r3, #28]
 8004890:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004894:	f040 80c5 	bne.w	8004a22 <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2202      	movs	r2, #2
 800489c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80048a4:	4619      	mov	r1, r3
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f8d8 	bl	8004a5c <HAL_UARTEx_RxEventCallback>
      return;
 80048ac:	e0b9      	b.n	8004a22 <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 80ab 	beq.w	8004a26 <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 80048d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 80a6 	beq.w	8004a26 <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e2:	e853 3f00 	ldrex	r3, [r3]
 80048e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80048e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80048fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80048fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004900:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004902:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004904:	e841 2300 	strex	r3, r2, [r1]
 8004908:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800490a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1e4      	bne.n	80048da <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	3308      	adds	r3, #8
 8004916:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491a:	e853 3f00 	ldrex	r3, [r3]
 800491e:	623b      	str	r3, [r7, #32]
   return(result);
 8004920:	6a3b      	ldr	r3, [r7, #32]
 8004922:	f023 0301 	bic.w	r3, r3, #1
 8004926:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	3308      	adds	r3, #8
 8004930:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004934:	633a      	str	r2, [r7, #48]	@ 0x30
 8004936:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004938:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800493a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800493c:	e841 2300 	strex	r3, r2, [r1]
 8004940:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004944:	2b00      	cmp	r3, #0
 8004946:	d1e3      	bne.n	8004910 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2220      	movs	r2, #32
 800494c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	e853 3f00 	ldrex	r3, [r3]
 8004968:	60fb      	str	r3, [r7, #12]
   return(result);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f023 0310 	bic.w	r3, r3, #16
 8004970:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	461a      	mov	r2, r3
 800497a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800497e:	61fb      	str	r3, [r7, #28]
 8004980:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004982:	69b9      	ldr	r1, [r7, #24]
 8004984:	69fa      	ldr	r2, [r7, #28]
 8004986:	e841 2300 	strex	r3, r2, [r1]
 800498a:	617b      	str	r3, [r7, #20]
   return(result);
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1e4      	bne.n	800495c <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2202      	movs	r2, #2
 8004996:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004998:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800499c:	4619      	mov	r1, r3
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f85c 	bl	8004a5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80049a4:	e03f      	b.n	8004a26 <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80049a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00e      	beq.n	80049d0 <HAL_UART_IRQHandler+0x5a0>
 80049b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d008      	beq.n	80049d0 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80049c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f853 	bl	8004a74 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80049ce:	e02d      	b.n	8004a2c <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80049d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00e      	beq.n	80049fa <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80049dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d008      	beq.n	80049fa <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d01c      	beq.n	8004a2a <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	4798      	blx	r3
    }
    return;
 80049f8:	e017      	b.n	8004a2a <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80049fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d012      	beq.n	8004a2c <HAL_UART_IRQHandler+0x5fc>
 8004a06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00c      	beq.n	8004a2c <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 fcc9 	bl	80053aa <UART_EndTransmit_IT>
    return;
 8004a18:	e008      	b.n	8004a2c <HAL_UART_IRQHandler+0x5fc>
      return;
 8004a1a:	bf00      	nop
 8004a1c:	e006      	b.n	8004a2c <HAL_UART_IRQHandler+0x5fc>
    return;
 8004a1e:	bf00      	nop
 8004a20:	e004      	b.n	8004a2c <HAL_UART_IRQHandler+0x5fc>
      return;
 8004a22:	bf00      	nop
 8004a24:	e002      	b.n	8004a2c <HAL_UART_IRQHandler+0x5fc>
      return;
 8004a26:	bf00      	nop
 8004a28:	e000      	b.n	8004a2c <HAL_UART_IRQHandler+0x5fc>
    return;
 8004a2a:	bf00      	nop
  }

}
 8004a2c:	37e8      	adds	r7, #232	@ 0xe8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop

08004a34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a68:	bf00      	nop
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004a7c:	bf00      	nop
 8004a7e:	370c      	adds	r7, #12
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b088      	sub	sp, #32
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a90:	2300      	movs	r3, #0
 8004a92:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689a      	ldr	r2, [r3, #8]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	431a      	orrs	r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	69db      	ldr	r3, [r3, #28]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	4ba6      	ldr	r3, [pc, #664]	@ (8004d4c <UART_SetConfig+0x2c4>)
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	6812      	ldr	r2, [r2, #0]
 8004aba:	6979      	ldr	r1, [r7, #20]
 8004abc:	430b      	orrs	r3, r1
 8004abe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	430a      	orrs	r2, r1
 8004af8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a94      	ldr	r2, [pc, #592]	@ (8004d50 <UART_SetConfig+0x2c8>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d120      	bne.n	8004b46 <UART_SetConfig+0xbe>
 8004b04:	4b93      	ldr	r3, [pc, #588]	@ (8004d54 <UART_SetConfig+0x2cc>)
 8004b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b0a:	f003 0303 	and.w	r3, r3, #3
 8004b0e:	2b03      	cmp	r3, #3
 8004b10:	d816      	bhi.n	8004b40 <UART_SetConfig+0xb8>
 8004b12:	a201      	add	r2, pc, #4	@ (adr r2, 8004b18 <UART_SetConfig+0x90>)
 8004b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b18:	08004b29 	.word	0x08004b29
 8004b1c:	08004b35 	.word	0x08004b35
 8004b20:	08004b2f 	.word	0x08004b2f
 8004b24:	08004b3b 	.word	0x08004b3b
 8004b28:	2301      	movs	r3, #1
 8004b2a:	77fb      	strb	r3, [r7, #31]
 8004b2c:	e150      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004b2e:	2302      	movs	r3, #2
 8004b30:	77fb      	strb	r3, [r7, #31]
 8004b32:	e14d      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004b34:	2304      	movs	r3, #4
 8004b36:	77fb      	strb	r3, [r7, #31]
 8004b38:	e14a      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004b3a:	2308      	movs	r3, #8
 8004b3c:	77fb      	strb	r3, [r7, #31]
 8004b3e:	e147      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004b40:	2310      	movs	r3, #16
 8004b42:	77fb      	strb	r3, [r7, #31]
 8004b44:	e144      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a83      	ldr	r2, [pc, #524]	@ (8004d58 <UART_SetConfig+0x2d0>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d132      	bne.n	8004bb6 <UART_SetConfig+0x12e>
 8004b50:	4b80      	ldr	r3, [pc, #512]	@ (8004d54 <UART_SetConfig+0x2cc>)
 8004b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b56:	f003 030c 	and.w	r3, r3, #12
 8004b5a:	2b0c      	cmp	r3, #12
 8004b5c:	d828      	bhi.n	8004bb0 <UART_SetConfig+0x128>
 8004b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b64 <UART_SetConfig+0xdc>)
 8004b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b64:	08004b99 	.word	0x08004b99
 8004b68:	08004bb1 	.word	0x08004bb1
 8004b6c:	08004bb1 	.word	0x08004bb1
 8004b70:	08004bb1 	.word	0x08004bb1
 8004b74:	08004ba5 	.word	0x08004ba5
 8004b78:	08004bb1 	.word	0x08004bb1
 8004b7c:	08004bb1 	.word	0x08004bb1
 8004b80:	08004bb1 	.word	0x08004bb1
 8004b84:	08004b9f 	.word	0x08004b9f
 8004b88:	08004bb1 	.word	0x08004bb1
 8004b8c:	08004bb1 	.word	0x08004bb1
 8004b90:	08004bb1 	.word	0x08004bb1
 8004b94:	08004bab 	.word	0x08004bab
 8004b98:	2300      	movs	r3, #0
 8004b9a:	77fb      	strb	r3, [r7, #31]
 8004b9c:	e118      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	77fb      	strb	r3, [r7, #31]
 8004ba2:	e115      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004ba4:	2304      	movs	r3, #4
 8004ba6:	77fb      	strb	r3, [r7, #31]
 8004ba8:	e112      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004baa:	2308      	movs	r3, #8
 8004bac:	77fb      	strb	r3, [r7, #31]
 8004bae:	e10f      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004bb0:	2310      	movs	r3, #16
 8004bb2:	77fb      	strb	r3, [r7, #31]
 8004bb4:	e10c      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a68      	ldr	r2, [pc, #416]	@ (8004d5c <UART_SetConfig+0x2d4>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d120      	bne.n	8004c02 <UART_SetConfig+0x17a>
 8004bc0:	4b64      	ldr	r3, [pc, #400]	@ (8004d54 <UART_SetConfig+0x2cc>)
 8004bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004bca:	2b30      	cmp	r3, #48	@ 0x30
 8004bcc:	d013      	beq.n	8004bf6 <UART_SetConfig+0x16e>
 8004bce:	2b30      	cmp	r3, #48	@ 0x30
 8004bd0:	d814      	bhi.n	8004bfc <UART_SetConfig+0x174>
 8004bd2:	2b20      	cmp	r3, #32
 8004bd4:	d009      	beq.n	8004bea <UART_SetConfig+0x162>
 8004bd6:	2b20      	cmp	r3, #32
 8004bd8:	d810      	bhi.n	8004bfc <UART_SetConfig+0x174>
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <UART_SetConfig+0x15c>
 8004bde:	2b10      	cmp	r3, #16
 8004be0:	d006      	beq.n	8004bf0 <UART_SetConfig+0x168>
 8004be2:	e00b      	b.n	8004bfc <UART_SetConfig+0x174>
 8004be4:	2300      	movs	r3, #0
 8004be6:	77fb      	strb	r3, [r7, #31]
 8004be8:	e0f2      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004bea:	2302      	movs	r3, #2
 8004bec:	77fb      	strb	r3, [r7, #31]
 8004bee:	e0ef      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004bf0:	2304      	movs	r3, #4
 8004bf2:	77fb      	strb	r3, [r7, #31]
 8004bf4:	e0ec      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004bf6:	2308      	movs	r3, #8
 8004bf8:	77fb      	strb	r3, [r7, #31]
 8004bfa:	e0e9      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004bfc:	2310      	movs	r3, #16
 8004bfe:	77fb      	strb	r3, [r7, #31]
 8004c00:	e0e6      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a56      	ldr	r2, [pc, #344]	@ (8004d60 <UART_SetConfig+0x2d8>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d120      	bne.n	8004c4e <UART_SetConfig+0x1c6>
 8004c0c:	4b51      	ldr	r3, [pc, #324]	@ (8004d54 <UART_SetConfig+0x2cc>)
 8004c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c12:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004c16:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c18:	d013      	beq.n	8004c42 <UART_SetConfig+0x1ba>
 8004c1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c1c:	d814      	bhi.n	8004c48 <UART_SetConfig+0x1c0>
 8004c1e:	2b80      	cmp	r3, #128	@ 0x80
 8004c20:	d009      	beq.n	8004c36 <UART_SetConfig+0x1ae>
 8004c22:	2b80      	cmp	r3, #128	@ 0x80
 8004c24:	d810      	bhi.n	8004c48 <UART_SetConfig+0x1c0>
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d002      	beq.n	8004c30 <UART_SetConfig+0x1a8>
 8004c2a:	2b40      	cmp	r3, #64	@ 0x40
 8004c2c:	d006      	beq.n	8004c3c <UART_SetConfig+0x1b4>
 8004c2e:	e00b      	b.n	8004c48 <UART_SetConfig+0x1c0>
 8004c30:	2300      	movs	r3, #0
 8004c32:	77fb      	strb	r3, [r7, #31]
 8004c34:	e0cc      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c36:	2302      	movs	r3, #2
 8004c38:	77fb      	strb	r3, [r7, #31]
 8004c3a:	e0c9      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c3c:	2304      	movs	r3, #4
 8004c3e:	77fb      	strb	r3, [r7, #31]
 8004c40:	e0c6      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c42:	2308      	movs	r3, #8
 8004c44:	77fb      	strb	r3, [r7, #31]
 8004c46:	e0c3      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c48:	2310      	movs	r3, #16
 8004c4a:	77fb      	strb	r3, [r7, #31]
 8004c4c:	e0c0      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a44      	ldr	r2, [pc, #272]	@ (8004d64 <UART_SetConfig+0x2dc>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d125      	bne.n	8004ca4 <UART_SetConfig+0x21c>
 8004c58:	4b3e      	ldr	r3, [pc, #248]	@ (8004d54 <UART_SetConfig+0x2cc>)
 8004c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c66:	d017      	beq.n	8004c98 <UART_SetConfig+0x210>
 8004c68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c6c:	d817      	bhi.n	8004c9e <UART_SetConfig+0x216>
 8004c6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c72:	d00b      	beq.n	8004c8c <UART_SetConfig+0x204>
 8004c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c78:	d811      	bhi.n	8004c9e <UART_SetConfig+0x216>
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d003      	beq.n	8004c86 <UART_SetConfig+0x1fe>
 8004c7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c82:	d006      	beq.n	8004c92 <UART_SetConfig+0x20a>
 8004c84:	e00b      	b.n	8004c9e <UART_SetConfig+0x216>
 8004c86:	2300      	movs	r3, #0
 8004c88:	77fb      	strb	r3, [r7, #31]
 8004c8a:	e0a1      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	77fb      	strb	r3, [r7, #31]
 8004c90:	e09e      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c92:	2304      	movs	r3, #4
 8004c94:	77fb      	strb	r3, [r7, #31]
 8004c96:	e09b      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c98:	2308      	movs	r3, #8
 8004c9a:	77fb      	strb	r3, [r7, #31]
 8004c9c:	e098      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004c9e:	2310      	movs	r3, #16
 8004ca0:	77fb      	strb	r3, [r7, #31]
 8004ca2:	e095      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a2f      	ldr	r2, [pc, #188]	@ (8004d68 <UART_SetConfig+0x2e0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d125      	bne.n	8004cfa <UART_SetConfig+0x272>
 8004cae:	4b29      	ldr	r3, [pc, #164]	@ (8004d54 <UART_SetConfig+0x2cc>)
 8004cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004cb8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004cbc:	d017      	beq.n	8004cee <UART_SetConfig+0x266>
 8004cbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004cc2:	d817      	bhi.n	8004cf4 <UART_SetConfig+0x26c>
 8004cc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cc8:	d00b      	beq.n	8004ce2 <UART_SetConfig+0x25a>
 8004cca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cce:	d811      	bhi.n	8004cf4 <UART_SetConfig+0x26c>
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d003      	beq.n	8004cdc <UART_SetConfig+0x254>
 8004cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd8:	d006      	beq.n	8004ce8 <UART_SetConfig+0x260>
 8004cda:	e00b      	b.n	8004cf4 <UART_SetConfig+0x26c>
 8004cdc:	2301      	movs	r3, #1
 8004cde:	77fb      	strb	r3, [r7, #31]
 8004ce0:	e076      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	77fb      	strb	r3, [r7, #31]
 8004ce6:	e073      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004ce8:	2304      	movs	r3, #4
 8004cea:	77fb      	strb	r3, [r7, #31]
 8004cec:	e070      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004cee:	2308      	movs	r3, #8
 8004cf0:	77fb      	strb	r3, [r7, #31]
 8004cf2:	e06d      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004cf4:	2310      	movs	r3, #16
 8004cf6:	77fb      	strb	r3, [r7, #31]
 8004cf8:	e06a      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a1b      	ldr	r2, [pc, #108]	@ (8004d6c <UART_SetConfig+0x2e4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d138      	bne.n	8004d76 <UART_SetConfig+0x2ee>
 8004d04:	4b13      	ldr	r3, [pc, #76]	@ (8004d54 <UART_SetConfig+0x2cc>)
 8004d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d0a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004d0e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d12:	d017      	beq.n	8004d44 <UART_SetConfig+0x2bc>
 8004d14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d18:	d82a      	bhi.n	8004d70 <UART_SetConfig+0x2e8>
 8004d1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d1e:	d00b      	beq.n	8004d38 <UART_SetConfig+0x2b0>
 8004d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d24:	d824      	bhi.n	8004d70 <UART_SetConfig+0x2e8>
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d003      	beq.n	8004d32 <UART_SetConfig+0x2aa>
 8004d2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d2e:	d006      	beq.n	8004d3e <UART_SetConfig+0x2b6>
 8004d30:	e01e      	b.n	8004d70 <UART_SetConfig+0x2e8>
 8004d32:	2300      	movs	r3, #0
 8004d34:	77fb      	strb	r3, [r7, #31]
 8004d36:	e04b      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004d38:	2302      	movs	r3, #2
 8004d3a:	77fb      	strb	r3, [r7, #31]
 8004d3c:	e048      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004d3e:	2304      	movs	r3, #4
 8004d40:	77fb      	strb	r3, [r7, #31]
 8004d42:	e045      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004d44:	2308      	movs	r3, #8
 8004d46:	77fb      	strb	r3, [r7, #31]
 8004d48:	e042      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004d4a:	bf00      	nop
 8004d4c:	efff69f3 	.word	0xefff69f3
 8004d50:	40011000 	.word	0x40011000
 8004d54:	40023800 	.word	0x40023800
 8004d58:	40004400 	.word	0x40004400
 8004d5c:	40004800 	.word	0x40004800
 8004d60:	40004c00 	.word	0x40004c00
 8004d64:	40005000 	.word	0x40005000
 8004d68:	40011400 	.word	0x40011400
 8004d6c:	40007800 	.word	0x40007800
 8004d70:	2310      	movs	r3, #16
 8004d72:	77fb      	strb	r3, [r7, #31]
 8004d74:	e02c      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a72      	ldr	r2, [pc, #456]	@ (8004f44 <UART_SetConfig+0x4bc>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d125      	bne.n	8004dcc <UART_SetConfig+0x344>
 8004d80:	4b71      	ldr	r3, [pc, #452]	@ (8004f48 <UART_SetConfig+0x4c0>)
 8004d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d86:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004d8a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004d8e:	d017      	beq.n	8004dc0 <UART_SetConfig+0x338>
 8004d90:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004d94:	d817      	bhi.n	8004dc6 <UART_SetConfig+0x33e>
 8004d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d9a:	d00b      	beq.n	8004db4 <UART_SetConfig+0x32c>
 8004d9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004da0:	d811      	bhi.n	8004dc6 <UART_SetConfig+0x33e>
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d003      	beq.n	8004dae <UART_SetConfig+0x326>
 8004da6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004daa:	d006      	beq.n	8004dba <UART_SetConfig+0x332>
 8004dac:	e00b      	b.n	8004dc6 <UART_SetConfig+0x33e>
 8004dae:	2300      	movs	r3, #0
 8004db0:	77fb      	strb	r3, [r7, #31]
 8004db2:	e00d      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004db4:	2302      	movs	r3, #2
 8004db6:	77fb      	strb	r3, [r7, #31]
 8004db8:	e00a      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004dba:	2304      	movs	r3, #4
 8004dbc:	77fb      	strb	r3, [r7, #31]
 8004dbe:	e007      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004dc0:	2308      	movs	r3, #8
 8004dc2:	77fb      	strb	r3, [r7, #31]
 8004dc4:	e004      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004dc6:	2310      	movs	r3, #16
 8004dc8:	77fb      	strb	r3, [r7, #31]
 8004dca:	e001      	b.n	8004dd0 <UART_SetConfig+0x348>
 8004dcc:	2310      	movs	r3, #16
 8004dce:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	69db      	ldr	r3, [r3, #28]
 8004dd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dd8:	d15b      	bne.n	8004e92 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004dda:	7ffb      	ldrb	r3, [r7, #31]
 8004ddc:	2b08      	cmp	r3, #8
 8004dde:	d828      	bhi.n	8004e32 <UART_SetConfig+0x3aa>
 8004de0:	a201      	add	r2, pc, #4	@ (adr r2, 8004de8 <UART_SetConfig+0x360>)
 8004de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de6:	bf00      	nop
 8004de8:	08004e0d 	.word	0x08004e0d
 8004dec:	08004e15 	.word	0x08004e15
 8004df0:	08004e1d 	.word	0x08004e1d
 8004df4:	08004e33 	.word	0x08004e33
 8004df8:	08004e23 	.word	0x08004e23
 8004dfc:	08004e33 	.word	0x08004e33
 8004e00:	08004e33 	.word	0x08004e33
 8004e04:	08004e33 	.word	0x08004e33
 8004e08:	08004e2b 	.word	0x08004e2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e0c:	f7fd fe6c 	bl	8002ae8 <HAL_RCC_GetPCLK1Freq>
 8004e10:	61b8      	str	r0, [r7, #24]
        break;
 8004e12:	e013      	b.n	8004e3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e14:	f7fd fe7c 	bl	8002b10 <HAL_RCC_GetPCLK2Freq>
 8004e18:	61b8      	str	r0, [r7, #24]
        break;
 8004e1a:	e00f      	b.n	8004e3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e1c:	4b4b      	ldr	r3, [pc, #300]	@ (8004f4c <UART_SetConfig+0x4c4>)
 8004e1e:	61bb      	str	r3, [r7, #24]
        break;
 8004e20:	e00c      	b.n	8004e3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e22:	f7fd fd51 	bl	80028c8 <HAL_RCC_GetSysClockFreq>
 8004e26:	61b8      	str	r0, [r7, #24]
        break;
 8004e28:	e008      	b.n	8004e3c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e2e:	61bb      	str	r3, [r7, #24]
        break;
 8004e30:	e004      	b.n	8004e3c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004e32:	2300      	movs	r3, #0
 8004e34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	77bb      	strb	r3, [r7, #30]
        break;
 8004e3a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d074      	beq.n	8004f2c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	005a      	lsls	r2, r3, #1
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	085b      	lsrs	r3, r3, #1
 8004e4c:	441a      	add	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e56:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	2b0f      	cmp	r3, #15
 8004e5c:	d916      	bls.n	8004e8c <UART_SetConfig+0x404>
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e64:	d212      	bcs.n	8004e8c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	f023 030f 	bic.w	r3, r3, #15
 8004e6e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	085b      	lsrs	r3, r3, #1
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	f003 0307 	and.w	r3, r3, #7
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	89fb      	ldrh	r3, [r7, #14]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	89fa      	ldrh	r2, [r7, #14]
 8004e88:	60da      	str	r2, [r3, #12]
 8004e8a:	e04f      	b.n	8004f2c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	77bb      	strb	r3, [r7, #30]
 8004e90:	e04c      	b.n	8004f2c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e92:	7ffb      	ldrb	r3, [r7, #31]
 8004e94:	2b08      	cmp	r3, #8
 8004e96:	d828      	bhi.n	8004eea <UART_SetConfig+0x462>
 8004e98:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea0 <UART_SetConfig+0x418>)
 8004e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9e:	bf00      	nop
 8004ea0:	08004ec5 	.word	0x08004ec5
 8004ea4:	08004ecd 	.word	0x08004ecd
 8004ea8:	08004ed5 	.word	0x08004ed5
 8004eac:	08004eeb 	.word	0x08004eeb
 8004eb0:	08004edb 	.word	0x08004edb
 8004eb4:	08004eeb 	.word	0x08004eeb
 8004eb8:	08004eeb 	.word	0x08004eeb
 8004ebc:	08004eeb 	.word	0x08004eeb
 8004ec0:	08004ee3 	.word	0x08004ee3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ec4:	f7fd fe10 	bl	8002ae8 <HAL_RCC_GetPCLK1Freq>
 8004ec8:	61b8      	str	r0, [r7, #24]
        break;
 8004eca:	e013      	b.n	8004ef4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ecc:	f7fd fe20 	bl	8002b10 <HAL_RCC_GetPCLK2Freq>
 8004ed0:	61b8      	str	r0, [r7, #24]
        break;
 8004ed2:	e00f      	b.n	8004ef4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f4c <UART_SetConfig+0x4c4>)
 8004ed6:	61bb      	str	r3, [r7, #24]
        break;
 8004ed8:	e00c      	b.n	8004ef4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eda:	f7fd fcf5 	bl	80028c8 <HAL_RCC_GetSysClockFreq>
 8004ede:	61b8      	str	r0, [r7, #24]
        break;
 8004ee0:	e008      	b.n	8004ef4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ee6:	61bb      	str	r3, [r7, #24]
        break;
 8004ee8:	e004      	b.n	8004ef4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004eea:	2300      	movs	r3, #0
 8004eec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	77bb      	strb	r3, [r7, #30]
        break;
 8004ef2:	bf00      	nop
    }

    if (pclk != 0U)
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d018      	beq.n	8004f2c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	085a      	lsrs	r2, r3, #1
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	441a      	add	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	2b0f      	cmp	r3, #15
 8004f12:	d909      	bls.n	8004f28 <UART_SetConfig+0x4a0>
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f1a:	d205      	bcs.n	8004f28 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	60da      	str	r2, [r3, #12]
 8004f26:	e001      	b.n	8004f2c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004f38:	7fbb      	ldrb	r3, [r7, #30]
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3720      	adds	r7, #32
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	40007c00 	.word	0x40007c00
 8004f48:	40023800 	.word	0x40023800
 8004f4c:	00f42400 	.word	0x00f42400

08004f50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5c:	f003 0308 	and.w	r3, r3, #8
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00a      	beq.n	8004f7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	430a      	orrs	r2, r1
 8004f78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00a      	beq.n	8004fbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc2:	f003 0304 	and.w	r3, r3, #4
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe4:	f003 0310 	and.w	r3, r3, #16
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	f003 0320 	and.w	r3, r3, #32
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	430a      	orrs	r2, r1
 8005022:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800502c:	2b00      	cmp	r3, #0
 800502e:	d01a      	beq.n	8005066 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800504e:	d10a      	bne.n	8005066 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	430a      	orrs	r2, r1
 8005064:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00a      	beq.n	8005088 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	605a      	str	r2, [r3, #4]
  }
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b098      	sub	sp, #96	@ 0x60
 8005098:	af02      	add	r7, sp, #8
 800509a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050a4:	f7fc fcdc 	bl	8001a60 <HAL_GetTick>
 80050a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0308 	and.w	r3, r3, #8
 80050b4:	2b08      	cmp	r3, #8
 80050b6:	d12e      	bne.n	8005116 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c0:	2200      	movs	r2, #0
 80050c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 f88c 	bl	80051e4 <UART_WaitOnFlagUntilTimeout>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d021      	beq.n	8005116 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050da:	e853 3f00 	ldrex	r3, [r3]
 80050de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80050e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	461a      	mov	r2, r3
 80050ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80050f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050f8:	e841 2300 	strex	r3, r2, [r1]
 80050fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80050fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1e6      	bne.n	80050d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2220      	movs	r2, #32
 8005108:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e062      	b.n	80051dc <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0304 	and.w	r3, r3, #4
 8005120:	2b04      	cmp	r3, #4
 8005122:	d149      	bne.n	80051b8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005124:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800512c:	2200      	movs	r2, #0
 800512e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f856 	bl	80051e4 <UART_WaitOnFlagUntilTimeout>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d03c      	beq.n	80051b8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	e853 3f00 	ldrex	r3, [r3]
 800514a:	623b      	str	r3, [r7, #32]
   return(result);
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005152:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	461a      	mov	r2, r3
 800515a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800515c:	633b      	str	r3, [r7, #48]	@ 0x30
 800515e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005160:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005164:	e841 2300 	strex	r3, r2, [r1]
 8005168:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800516a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1e6      	bne.n	800513e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	3308      	adds	r3, #8
 8005176:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	e853 3f00 	ldrex	r3, [r3]
 800517e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 0301 	bic.w	r3, r3, #1
 8005186:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	3308      	adds	r3, #8
 800518e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005190:	61fa      	str	r2, [r7, #28]
 8005192:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005194:	69b9      	ldr	r1, [r7, #24]
 8005196:	69fa      	ldr	r2, [r7, #28]
 8005198:	e841 2300 	strex	r3, r2, [r1]
 800519c:	617b      	str	r3, [r7, #20]
   return(result);
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1e5      	bne.n	8005170 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2220      	movs	r2, #32
 80051a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e011      	b.n	80051dc <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2220      	movs	r2, #32
 80051bc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2220      	movs	r2, #32
 80051c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3758      	adds	r7, #88	@ 0x58
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	603b      	str	r3, [r7, #0]
 80051f0:	4613      	mov	r3, r2
 80051f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051f4:	e04f      	b.n	8005296 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fc:	d04b      	beq.n	8005296 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051fe:	f7fc fc2f 	bl	8001a60 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	69ba      	ldr	r2, [r7, #24]
 800520a:	429a      	cmp	r2, r3
 800520c:	d302      	bcc.n	8005214 <UART_WaitOnFlagUntilTimeout+0x30>
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e04e      	b.n	80052b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0304 	and.w	r3, r3, #4
 8005222:	2b00      	cmp	r3, #0
 8005224:	d037      	beq.n	8005296 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	2b80      	cmp	r3, #128	@ 0x80
 800522a:	d034      	beq.n	8005296 <UART_WaitOnFlagUntilTimeout+0xb2>
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2b40      	cmp	r3, #64	@ 0x40
 8005230:	d031      	beq.n	8005296 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	69db      	ldr	r3, [r3, #28]
 8005238:	f003 0308 	and.w	r3, r3, #8
 800523c:	2b08      	cmp	r3, #8
 800523e:	d110      	bne.n	8005262 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2208      	movs	r2, #8
 8005246:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 f838 	bl	80052be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2208      	movs	r2, #8
 8005252:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e029      	b.n	80052b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	69db      	ldr	r3, [r3, #28]
 8005268:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800526c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005270:	d111      	bne.n	8005296 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800527a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800527c:	68f8      	ldr	r0, [r7, #12]
 800527e:	f000 f81e 	bl	80052be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2220      	movs	r2, #32
 8005286:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e00f      	b.n	80052b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	69da      	ldr	r2, [r3, #28]
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	4013      	ands	r3, r2
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	bf0c      	ite	eq
 80052a6:	2301      	moveq	r3, #1
 80052a8:	2300      	movne	r3, #0
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	461a      	mov	r2, r3
 80052ae:	79fb      	ldrb	r3, [r7, #7]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d0a0      	beq.n	80051f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3710      	adds	r7, #16
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052be:	b480      	push	{r7}
 80052c0:	b095      	sub	sp, #84	@ 0x54
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ce:	e853 3f00 	ldrex	r3, [r3]
 80052d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	461a      	mov	r2, r3
 80052e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80052e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052ec:	e841 2300 	strex	r3, r2, [r1]
 80052f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1e6      	bne.n	80052c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	3308      	adds	r3, #8
 80052fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	e853 3f00 	ldrex	r3, [r3]
 8005306:	61fb      	str	r3, [r7, #28]
   return(result);
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	f023 0301 	bic.w	r3, r3, #1
 800530e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	3308      	adds	r3, #8
 8005316:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005318:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800531a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800531e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005320:	e841 2300 	strex	r3, r2, [r1]
 8005324:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1e5      	bne.n	80052f8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005330:	2b01      	cmp	r3, #1
 8005332:	d118      	bne.n	8005366 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	e853 3f00 	ldrex	r3, [r3]
 8005340:	60bb      	str	r3, [r7, #8]
   return(result);
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	f023 0310 	bic.w	r3, r3, #16
 8005348:	647b      	str	r3, [r7, #68]	@ 0x44
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	461a      	mov	r2, r3
 8005350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005352:	61bb      	str	r3, [r7, #24]
 8005354:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005356:	6979      	ldr	r1, [r7, #20]
 8005358:	69ba      	ldr	r2, [r7, #24]
 800535a:	e841 2300 	strex	r3, r2, [r1]
 800535e:	613b      	str	r3, [r7, #16]
   return(result);
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d1e6      	bne.n	8005334 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2220      	movs	r2, #32
 800536a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800537a:	bf00      	nop
 800537c:	3754      	adds	r7, #84	@ 0x54
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr

08005386 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005386:	b580      	push	{r7, lr}
 8005388:	b084      	sub	sp, #16
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005392:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800539c:	68f8      	ldr	r0, [r7, #12]
 800539e:	f7ff fb53 	bl	8004a48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053a2:	bf00      	nop
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}

080053aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b088      	sub	sp, #32
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	e853 3f00 	ldrex	r3, [r3]
 80053be:	60bb      	str	r3, [r7, #8]
   return(result);
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053c6:	61fb      	str	r3, [r7, #28]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	461a      	mov	r2, r3
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	61bb      	str	r3, [r7, #24]
 80053d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d4:	6979      	ldr	r1, [r7, #20]
 80053d6:	69ba      	ldr	r2, [r7, #24]
 80053d8:	e841 2300 	strex	r3, r2, [r1]
 80053dc:	613b      	str	r3, [r7, #16]
   return(result);
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1e6      	bne.n	80053b2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2220      	movs	r2, #32
 80053e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f7ff fb1f 	bl	8004a34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053f6:	bf00      	nop
 80053f8:	3720      	adds	r7, #32
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
	...

08005400 <std>:
 8005400:	2300      	movs	r3, #0
 8005402:	b510      	push	{r4, lr}
 8005404:	4604      	mov	r4, r0
 8005406:	e9c0 3300 	strd	r3, r3, [r0]
 800540a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800540e:	6083      	str	r3, [r0, #8]
 8005410:	8181      	strh	r1, [r0, #12]
 8005412:	6643      	str	r3, [r0, #100]	@ 0x64
 8005414:	81c2      	strh	r2, [r0, #14]
 8005416:	6183      	str	r3, [r0, #24]
 8005418:	4619      	mov	r1, r3
 800541a:	2208      	movs	r2, #8
 800541c:	305c      	adds	r0, #92	@ 0x5c
 800541e:	f000 f9f9 	bl	8005814 <memset>
 8005422:	4b0d      	ldr	r3, [pc, #52]	@ (8005458 <std+0x58>)
 8005424:	6263      	str	r3, [r4, #36]	@ 0x24
 8005426:	4b0d      	ldr	r3, [pc, #52]	@ (800545c <std+0x5c>)
 8005428:	62a3      	str	r3, [r4, #40]	@ 0x28
 800542a:	4b0d      	ldr	r3, [pc, #52]	@ (8005460 <std+0x60>)
 800542c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800542e:	4b0d      	ldr	r3, [pc, #52]	@ (8005464 <std+0x64>)
 8005430:	6323      	str	r3, [r4, #48]	@ 0x30
 8005432:	4b0d      	ldr	r3, [pc, #52]	@ (8005468 <std+0x68>)
 8005434:	6224      	str	r4, [r4, #32]
 8005436:	429c      	cmp	r4, r3
 8005438:	d006      	beq.n	8005448 <std+0x48>
 800543a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800543e:	4294      	cmp	r4, r2
 8005440:	d002      	beq.n	8005448 <std+0x48>
 8005442:	33d0      	adds	r3, #208	@ 0xd0
 8005444:	429c      	cmp	r4, r3
 8005446:	d105      	bne.n	8005454 <std+0x54>
 8005448:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800544c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005450:	f000 ba58 	b.w	8005904 <__retarget_lock_init_recursive>
 8005454:	bd10      	pop	{r4, pc}
 8005456:	bf00      	nop
 8005458:	08005665 	.word	0x08005665
 800545c:	08005687 	.word	0x08005687
 8005460:	080056bf 	.word	0x080056bf
 8005464:	080056e3 	.word	0x080056e3
 8005468:	2000018c 	.word	0x2000018c

0800546c <stdio_exit_handler>:
 800546c:	4a02      	ldr	r2, [pc, #8]	@ (8005478 <stdio_exit_handler+0xc>)
 800546e:	4903      	ldr	r1, [pc, #12]	@ (800547c <stdio_exit_handler+0x10>)
 8005470:	4803      	ldr	r0, [pc, #12]	@ (8005480 <stdio_exit_handler+0x14>)
 8005472:	f000 b869 	b.w	8005548 <_fwalk_sglue>
 8005476:	bf00      	nop
 8005478:	2000000c 	.word	0x2000000c
 800547c:	080061bd 	.word	0x080061bd
 8005480:	2000001c 	.word	0x2000001c

08005484 <cleanup_stdio>:
 8005484:	6841      	ldr	r1, [r0, #4]
 8005486:	4b0c      	ldr	r3, [pc, #48]	@ (80054b8 <cleanup_stdio+0x34>)
 8005488:	4299      	cmp	r1, r3
 800548a:	b510      	push	{r4, lr}
 800548c:	4604      	mov	r4, r0
 800548e:	d001      	beq.n	8005494 <cleanup_stdio+0x10>
 8005490:	f000 fe94 	bl	80061bc <_fflush_r>
 8005494:	68a1      	ldr	r1, [r4, #8]
 8005496:	4b09      	ldr	r3, [pc, #36]	@ (80054bc <cleanup_stdio+0x38>)
 8005498:	4299      	cmp	r1, r3
 800549a:	d002      	beq.n	80054a2 <cleanup_stdio+0x1e>
 800549c:	4620      	mov	r0, r4
 800549e:	f000 fe8d 	bl	80061bc <_fflush_r>
 80054a2:	68e1      	ldr	r1, [r4, #12]
 80054a4:	4b06      	ldr	r3, [pc, #24]	@ (80054c0 <cleanup_stdio+0x3c>)
 80054a6:	4299      	cmp	r1, r3
 80054a8:	d004      	beq.n	80054b4 <cleanup_stdio+0x30>
 80054aa:	4620      	mov	r0, r4
 80054ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054b0:	f000 be84 	b.w	80061bc <_fflush_r>
 80054b4:	bd10      	pop	{r4, pc}
 80054b6:	bf00      	nop
 80054b8:	2000018c 	.word	0x2000018c
 80054bc:	200001f4 	.word	0x200001f4
 80054c0:	2000025c 	.word	0x2000025c

080054c4 <global_stdio_init.part.0>:
 80054c4:	b510      	push	{r4, lr}
 80054c6:	4b0b      	ldr	r3, [pc, #44]	@ (80054f4 <global_stdio_init.part.0+0x30>)
 80054c8:	4c0b      	ldr	r4, [pc, #44]	@ (80054f8 <global_stdio_init.part.0+0x34>)
 80054ca:	4a0c      	ldr	r2, [pc, #48]	@ (80054fc <global_stdio_init.part.0+0x38>)
 80054cc:	601a      	str	r2, [r3, #0]
 80054ce:	4620      	mov	r0, r4
 80054d0:	2200      	movs	r2, #0
 80054d2:	2104      	movs	r1, #4
 80054d4:	f7ff ff94 	bl	8005400 <std>
 80054d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80054dc:	2201      	movs	r2, #1
 80054de:	2109      	movs	r1, #9
 80054e0:	f7ff ff8e 	bl	8005400 <std>
 80054e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80054e8:	2202      	movs	r2, #2
 80054ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054ee:	2112      	movs	r1, #18
 80054f0:	f7ff bf86 	b.w	8005400 <std>
 80054f4:	200002c4 	.word	0x200002c4
 80054f8:	2000018c 	.word	0x2000018c
 80054fc:	0800546d 	.word	0x0800546d

08005500 <__sfp_lock_acquire>:
 8005500:	4801      	ldr	r0, [pc, #4]	@ (8005508 <__sfp_lock_acquire+0x8>)
 8005502:	f000 ba00 	b.w	8005906 <__retarget_lock_acquire_recursive>
 8005506:	bf00      	nop
 8005508:	200002cd 	.word	0x200002cd

0800550c <__sfp_lock_release>:
 800550c:	4801      	ldr	r0, [pc, #4]	@ (8005514 <__sfp_lock_release+0x8>)
 800550e:	f000 b9fb 	b.w	8005908 <__retarget_lock_release_recursive>
 8005512:	bf00      	nop
 8005514:	200002cd 	.word	0x200002cd

08005518 <__sinit>:
 8005518:	b510      	push	{r4, lr}
 800551a:	4604      	mov	r4, r0
 800551c:	f7ff fff0 	bl	8005500 <__sfp_lock_acquire>
 8005520:	6a23      	ldr	r3, [r4, #32]
 8005522:	b11b      	cbz	r3, 800552c <__sinit+0x14>
 8005524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005528:	f7ff bff0 	b.w	800550c <__sfp_lock_release>
 800552c:	4b04      	ldr	r3, [pc, #16]	@ (8005540 <__sinit+0x28>)
 800552e:	6223      	str	r3, [r4, #32]
 8005530:	4b04      	ldr	r3, [pc, #16]	@ (8005544 <__sinit+0x2c>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1f5      	bne.n	8005524 <__sinit+0xc>
 8005538:	f7ff ffc4 	bl	80054c4 <global_stdio_init.part.0>
 800553c:	e7f2      	b.n	8005524 <__sinit+0xc>
 800553e:	bf00      	nop
 8005540:	08005485 	.word	0x08005485
 8005544:	200002c4 	.word	0x200002c4

08005548 <_fwalk_sglue>:
 8005548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800554c:	4607      	mov	r7, r0
 800554e:	4688      	mov	r8, r1
 8005550:	4614      	mov	r4, r2
 8005552:	2600      	movs	r6, #0
 8005554:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005558:	f1b9 0901 	subs.w	r9, r9, #1
 800555c:	d505      	bpl.n	800556a <_fwalk_sglue+0x22>
 800555e:	6824      	ldr	r4, [r4, #0]
 8005560:	2c00      	cmp	r4, #0
 8005562:	d1f7      	bne.n	8005554 <_fwalk_sglue+0xc>
 8005564:	4630      	mov	r0, r6
 8005566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800556a:	89ab      	ldrh	r3, [r5, #12]
 800556c:	2b01      	cmp	r3, #1
 800556e:	d907      	bls.n	8005580 <_fwalk_sglue+0x38>
 8005570:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005574:	3301      	adds	r3, #1
 8005576:	d003      	beq.n	8005580 <_fwalk_sglue+0x38>
 8005578:	4629      	mov	r1, r5
 800557a:	4638      	mov	r0, r7
 800557c:	47c0      	blx	r8
 800557e:	4306      	orrs	r6, r0
 8005580:	3568      	adds	r5, #104	@ 0x68
 8005582:	e7e9      	b.n	8005558 <_fwalk_sglue+0x10>

08005584 <iprintf>:
 8005584:	b40f      	push	{r0, r1, r2, r3}
 8005586:	b507      	push	{r0, r1, r2, lr}
 8005588:	4906      	ldr	r1, [pc, #24]	@ (80055a4 <iprintf+0x20>)
 800558a:	ab04      	add	r3, sp, #16
 800558c:	6808      	ldr	r0, [r1, #0]
 800558e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005592:	6881      	ldr	r1, [r0, #8]
 8005594:	9301      	str	r3, [sp, #4]
 8005596:	f000 fae9 	bl	8005b6c <_vfiprintf_r>
 800559a:	b003      	add	sp, #12
 800559c:	f85d eb04 	ldr.w	lr, [sp], #4
 80055a0:	b004      	add	sp, #16
 80055a2:	4770      	bx	lr
 80055a4:	20000018 	.word	0x20000018

080055a8 <_puts_r>:
 80055a8:	6a03      	ldr	r3, [r0, #32]
 80055aa:	b570      	push	{r4, r5, r6, lr}
 80055ac:	6884      	ldr	r4, [r0, #8]
 80055ae:	4605      	mov	r5, r0
 80055b0:	460e      	mov	r6, r1
 80055b2:	b90b      	cbnz	r3, 80055b8 <_puts_r+0x10>
 80055b4:	f7ff ffb0 	bl	8005518 <__sinit>
 80055b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055ba:	07db      	lsls	r3, r3, #31
 80055bc:	d405      	bmi.n	80055ca <_puts_r+0x22>
 80055be:	89a3      	ldrh	r3, [r4, #12]
 80055c0:	0598      	lsls	r0, r3, #22
 80055c2:	d402      	bmi.n	80055ca <_puts_r+0x22>
 80055c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055c6:	f000 f99e 	bl	8005906 <__retarget_lock_acquire_recursive>
 80055ca:	89a3      	ldrh	r3, [r4, #12]
 80055cc:	0719      	lsls	r1, r3, #28
 80055ce:	d502      	bpl.n	80055d6 <_puts_r+0x2e>
 80055d0:	6923      	ldr	r3, [r4, #16]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d135      	bne.n	8005642 <_puts_r+0x9a>
 80055d6:	4621      	mov	r1, r4
 80055d8:	4628      	mov	r0, r5
 80055da:	f000 f8c5 	bl	8005768 <__swsetup_r>
 80055de:	b380      	cbz	r0, 8005642 <_puts_r+0x9a>
 80055e0:	f04f 35ff 	mov.w	r5, #4294967295
 80055e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055e6:	07da      	lsls	r2, r3, #31
 80055e8:	d405      	bmi.n	80055f6 <_puts_r+0x4e>
 80055ea:	89a3      	ldrh	r3, [r4, #12]
 80055ec:	059b      	lsls	r3, r3, #22
 80055ee:	d402      	bmi.n	80055f6 <_puts_r+0x4e>
 80055f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055f2:	f000 f989 	bl	8005908 <__retarget_lock_release_recursive>
 80055f6:	4628      	mov	r0, r5
 80055f8:	bd70      	pop	{r4, r5, r6, pc}
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	da04      	bge.n	8005608 <_puts_r+0x60>
 80055fe:	69a2      	ldr	r2, [r4, #24]
 8005600:	429a      	cmp	r2, r3
 8005602:	dc17      	bgt.n	8005634 <_puts_r+0x8c>
 8005604:	290a      	cmp	r1, #10
 8005606:	d015      	beq.n	8005634 <_puts_r+0x8c>
 8005608:	6823      	ldr	r3, [r4, #0]
 800560a:	1c5a      	adds	r2, r3, #1
 800560c:	6022      	str	r2, [r4, #0]
 800560e:	7019      	strb	r1, [r3, #0]
 8005610:	68a3      	ldr	r3, [r4, #8]
 8005612:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005616:	3b01      	subs	r3, #1
 8005618:	60a3      	str	r3, [r4, #8]
 800561a:	2900      	cmp	r1, #0
 800561c:	d1ed      	bne.n	80055fa <_puts_r+0x52>
 800561e:	2b00      	cmp	r3, #0
 8005620:	da11      	bge.n	8005646 <_puts_r+0x9e>
 8005622:	4622      	mov	r2, r4
 8005624:	210a      	movs	r1, #10
 8005626:	4628      	mov	r0, r5
 8005628:	f000 f85f 	bl	80056ea <__swbuf_r>
 800562c:	3001      	adds	r0, #1
 800562e:	d0d7      	beq.n	80055e0 <_puts_r+0x38>
 8005630:	250a      	movs	r5, #10
 8005632:	e7d7      	b.n	80055e4 <_puts_r+0x3c>
 8005634:	4622      	mov	r2, r4
 8005636:	4628      	mov	r0, r5
 8005638:	f000 f857 	bl	80056ea <__swbuf_r>
 800563c:	3001      	adds	r0, #1
 800563e:	d1e7      	bne.n	8005610 <_puts_r+0x68>
 8005640:	e7ce      	b.n	80055e0 <_puts_r+0x38>
 8005642:	3e01      	subs	r6, #1
 8005644:	e7e4      	b.n	8005610 <_puts_r+0x68>
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	1c5a      	adds	r2, r3, #1
 800564a:	6022      	str	r2, [r4, #0]
 800564c:	220a      	movs	r2, #10
 800564e:	701a      	strb	r2, [r3, #0]
 8005650:	e7ee      	b.n	8005630 <_puts_r+0x88>
	...

08005654 <puts>:
 8005654:	4b02      	ldr	r3, [pc, #8]	@ (8005660 <puts+0xc>)
 8005656:	4601      	mov	r1, r0
 8005658:	6818      	ldr	r0, [r3, #0]
 800565a:	f7ff bfa5 	b.w	80055a8 <_puts_r>
 800565e:	bf00      	nop
 8005660:	20000018 	.word	0x20000018

08005664 <__sread>:
 8005664:	b510      	push	{r4, lr}
 8005666:	460c      	mov	r4, r1
 8005668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800566c:	f000 f8fc 	bl	8005868 <_read_r>
 8005670:	2800      	cmp	r0, #0
 8005672:	bfab      	itete	ge
 8005674:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005676:	89a3      	ldrhlt	r3, [r4, #12]
 8005678:	181b      	addge	r3, r3, r0
 800567a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800567e:	bfac      	ite	ge
 8005680:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005682:	81a3      	strhlt	r3, [r4, #12]
 8005684:	bd10      	pop	{r4, pc}

08005686 <__swrite>:
 8005686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800568a:	461f      	mov	r7, r3
 800568c:	898b      	ldrh	r3, [r1, #12]
 800568e:	05db      	lsls	r3, r3, #23
 8005690:	4605      	mov	r5, r0
 8005692:	460c      	mov	r4, r1
 8005694:	4616      	mov	r6, r2
 8005696:	d505      	bpl.n	80056a4 <__swrite+0x1e>
 8005698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800569c:	2302      	movs	r3, #2
 800569e:	2200      	movs	r2, #0
 80056a0:	f000 f8d0 	bl	8005844 <_lseek_r>
 80056a4:	89a3      	ldrh	r3, [r4, #12]
 80056a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056ae:	81a3      	strh	r3, [r4, #12]
 80056b0:	4632      	mov	r2, r6
 80056b2:	463b      	mov	r3, r7
 80056b4:	4628      	mov	r0, r5
 80056b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056ba:	f000 b8e7 	b.w	800588c <_write_r>

080056be <__sseek>:
 80056be:	b510      	push	{r4, lr}
 80056c0:	460c      	mov	r4, r1
 80056c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056c6:	f000 f8bd 	bl	8005844 <_lseek_r>
 80056ca:	1c43      	adds	r3, r0, #1
 80056cc:	89a3      	ldrh	r3, [r4, #12]
 80056ce:	bf15      	itete	ne
 80056d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80056d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056da:	81a3      	strheq	r3, [r4, #12]
 80056dc:	bf18      	it	ne
 80056de:	81a3      	strhne	r3, [r4, #12]
 80056e0:	bd10      	pop	{r4, pc}

080056e2 <__sclose>:
 80056e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056e6:	f000 b89d 	b.w	8005824 <_close_r>

080056ea <__swbuf_r>:
 80056ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ec:	460e      	mov	r6, r1
 80056ee:	4614      	mov	r4, r2
 80056f0:	4605      	mov	r5, r0
 80056f2:	b118      	cbz	r0, 80056fc <__swbuf_r+0x12>
 80056f4:	6a03      	ldr	r3, [r0, #32]
 80056f6:	b90b      	cbnz	r3, 80056fc <__swbuf_r+0x12>
 80056f8:	f7ff ff0e 	bl	8005518 <__sinit>
 80056fc:	69a3      	ldr	r3, [r4, #24]
 80056fe:	60a3      	str	r3, [r4, #8]
 8005700:	89a3      	ldrh	r3, [r4, #12]
 8005702:	071a      	lsls	r2, r3, #28
 8005704:	d501      	bpl.n	800570a <__swbuf_r+0x20>
 8005706:	6923      	ldr	r3, [r4, #16]
 8005708:	b943      	cbnz	r3, 800571c <__swbuf_r+0x32>
 800570a:	4621      	mov	r1, r4
 800570c:	4628      	mov	r0, r5
 800570e:	f000 f82b 	bl	8005768 <__swsetup_r>
 8005712:	b118      	cbz	r0, 800571c <__swbuf_r+0x32>
 8005714:	f04f 37ff 	mov.w	r7, #4294967295
 8005718:	4638      	mov	r0, r7
 800571a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800571c:	6823      	ldr	r3, [r4, #0]
 800571e:	6922      	ldr	r2, [r4, #16]
 8005720:	1a98      	subs	r0, r3, r2
 8005722:	6963      	ldr	r3, [r4, #20]
 8005724:	b2f6      	uxtb	r6, r6
 8005726:	4283      	cmp	r3, r0
 8005728:	4637      	mov	r7, r6
 800572a:	dc05      	bgt.n	8005738 <__swbuf_r+0x4e>
 800572c:	4621      	mov	r1, r4
 800572e:	4628      	mov	r0, r5
 8005730:	f000 fd44 	bl	80061bc <_fflush_r>
 8005734:	2800      	cmp	r0, #0
 8005736:	d1ed      	bne.n	8005714 <__swbuf_r+0x2a>
 8005738:	68a3      	ldr	r3, [r4, #8]
 800573a:	3b01      	subs	r3, #1
 800573c:	60a3      	str	r3, [r4, #8]
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	6022      	str	r2, [r4, #0]
 8005744:	701e      	strb	r6, [r3, #0]
 8005746:	6962      	ldr	r2, [r4, #20]
 8005748:	1c43      	adds	r3, r0, #1
 800574a:	429a      	cmp	r2, r3
 800574c:	d004      	beq.n	8005758 <__swbuf_r+0x6e>
 800574e:	89a3      	ldrh	r3, [r4, #12]
 8005750:	07db      	lsls	r3, r3, #31
 8005752:	d5e1      	bpl.n	8005718 <__swbuf_r+0x2e>
 8005754:	2e0a      	cmp	r6, #10
 8005756:	d1df      	bne.n	8005718 <__swbuf_r+0x2e>
 8005758:	4621      	mov	r1, r4
 800575a:	4628      	mov	r0, r5
 800575c:	f000 fd2e 	bl	80061bc <_fflush_r>
 8005760:	2800      	cmp	r0, #0
 8005762:	d0d9      	beq.n	8005718 <__swbuf_r+0x2e>
 8005764:	e7d6      	b.n	8005714 <__swbuf_r+0x2a>
	...

08005768 <__swsetup_r>:
 8005768:	b538      	push	{r3, r4, r5, lr}
 800576a:	4b29      	ldr	r3, [pc, #164]	@ (8005810 <__swsetup_r+0xa8>)
 800576c:	4605      	mov	r5, r0
 800576e:	6818      	ldr	r0, [r3, #0]
 8005770:	460c      	mov	r4, r1
 8005772:	b118      	cbz	r0, 800577c <__swsetup_r+0x14>
 8005774:	6a03      	ldr	r3, [r0, #32]
 8005776:	b90b      	cbnz	r3, 800577c <__swsetup_r+0x14>
 8005778:	f7ff fece 	bl	8005518 <__sinit>
 800577c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005780:	0719      	lsls	r1, r3, #28
 8005782:	d422      	bmi.n	80057ca <__swsetup_r+0x62>
 8005784:	06da      	lsls	r2, r3, #27
 8005786:	d407      	bmi.n	8005798 <__swsetup_r+0x30>
 8005788:	2209      	movs	r2, #9
 800578a:	602a      	str	r2, [r5, #0]
 800578c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005790:	81a3      	strh	r3, [r4, #12]
 8005792:	f04f 30ff 	mov.w	r0, #4294967295
 8005796:	e033      	b.n	8005800 <__swsetup_r+0x98>
 8005798:	0758      	lsls	r0, r3, #29
 800579a:	d512      	bpl.n	80057c2 <__swsetup_r+0x5a>
 800579c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800579e:	b141      	cbz	r1, 80057b2 <__swsetup_r+0x4a>
 80057a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80057a4:	4299      	cmp	r1, r3
 80057a6:	d002      	beq.n	80057ae <__swsetup_r+0x46>
 80057a8:	4628      	mov	r0, r5
 80057aa:	f000 f8bd 	bl	8005928 <_free_r>
 80057ae:	2300      	movs	r3, #0
 80057b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80057b2:	89a3      	ldrh	r3, [r4, #12]
 80057b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057b8:	81a3      	strh	r3, [r4, #12]
 80057ba:	2300      	movs	r3, #0
 80057bc:	6063      	str	r3, [r4, #4]
 80057be:	6923      	ldr	r3, [r4, #16]
 80057c0:	6023      	str	r3, [r4, #0]
 80057c2:	89a3      	ldrh	r3, [r4, #12]
 80057c4:	f043 0308 	orr.w	r3, r3, #8
 80057c8:	81a3      	strh	r3, [r4, #12]
 80057ca:	6923      	ldr	r3, [r4, #16]
 80057cc:	b94b      	cbnz	r3, 80057e2 <__swsetup_r+0x7a>
 80057ce:	89a3      	ldrh	r3, [r4, #12]
 80057d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d8:	d003      	beq.n	80057e2 <__swsetup_r+0x7a>
 80057da:	4621      	mov	r1, r4
 80057dc:	4628      	mov	r0, r5
 80057de:	f000 fd3b 	bl	8006258 <__smakebuf_r>
 80057e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e6:	f013 0201 	ands.w	r2, r3, #1
 80057ea:	d00a      	beq.n	8005802 <__swsetup_r+0x9a>
 80057ec:	2200      	movs	r2, #0
 80057ee:	60a2      	str	r2, [r4, #8]
 80057f0:	6962      	ldr	r2, [r4, #20]
 80057f2:	4252      	negs	r2, r2
 80057f4:	61a2      	str	r2, [r4, #24]
 80057f6:	6922      	ldr	r2, [r4, #16]
 80057f8:	b942      	cbnz	r2, 800580c <__swsetup_r+0xa4>
 80057fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057fe:	d1c5      	bne.n	800578c <__swsetup_r+0x24>
 8005800:	bd38      	pop	{r3, r4, r5, pc}
 8005802:	0799      	lsls	r1, r3, #30
 8005804:	bf58      	it	pl
 8005806:	6962      	ldrpl	r2, [r4, #20]
 8005808:	60a2      	str	r2, [r4, #8]
 800580a:	e7f4      	b.n	80057f6 <__swsetup_r+0x8e>
 800580c:	2000      	movs	r0, #0
 800580e:	e7f7      	b.n	8005800 <__swsetup_r+0x98>
 8005810:	20000018 	.word	0x20000018

08005814 <memset>:
 8005814:	4402      	add	r2, r0
 8005816:	4603      	mov	r3, r0
 8005818:	4293      	cmp	r3, r2
 800581a:	d100      	bne.n	800581e <memset+0xa>
 800581c:	4770      	bx	lr
 800581e:	f803 1b01 	strb.w	r1, [r3], #1
 8005822:	e7f9      	b.n	8005818 <memset+0x4>

08005824 <_close_r>:
 8005824:	b538      	push	{r3, r4, r5, lr}
 8005826:	4d06      	ldr	r5, [pc, #24]	@ (8005840 <_close_r+0x1c>)
 8005828:	2300      	movs	r3, #0
 800582a:	4604      	mov	r4, r0
 800582c:	4608      	mov	r0, r1
 800582e:	602b      	str	r3, [r5, #0]
 8005830:	f7fc f81f 	bl	8001872 <_close>
 8005834:	1c43      	adds	r3, r0, #1
 8005836:	d102      	bne.n	800583e <_close_r+0x1a>
 8005838:	682b      	ldr	r3, [r5, #0]
 800583a:	b103      	cbz	r3, 800583e <_close_r+0x1a>
 800583c:	6023      	str	r3, [r4, #0]
 800583e:	bd38      	pop	{r3, r4, r5, pc}
 8005840:	200002c8 	.word	0x200002c8

08005844 <_lseek_r>:
 8005844:	b538      	push	{r3, r4, r5, lr}
 8005846:	4d07      	ldr	r5, [pc, #28]	@ (8005864 <_lseek_r+0x20>)
 8005848:	4604      	mov	r4, r0
 800584a:	4608      	mov	r0, r1
 800584c:	4611      	mov	r1, r2
 800584e:	2200      	movs	r2, #0
 8005850:	602a      	str	r2, [r5, #0]
 8005852:	461a      	mov	r2, r3
 8005854:	f7fc f834 	bl	80018c0 <_lseek>
 8005858:	1c43      	adds	r3, r0, #1
 800585a:	d102      	bne.n	8005862 <_lseek_r+0x1e>
 800585c:	682b      	ldr	r3, [r5, #0]
 800585e:	b103      	cbz	r3, 8005862 <_lseek_r+0x1e>
 8005860:	6023      	str	r3, [r4, #0]
 8005862:	bd38      	pop	{r3, r4, r5, pc}
 8005864:	200002c8 	.word	0x200002c8

08005868 <_read_r>:
 8005868:	b538      	push	{r3, r4, r5, lr}
 800586a:	4d07      	ldr	r5, [pc, #28]	@ (8005888 <_read_r+0x20>)
 800586c:	4604      	mov	r4, r0
 800586e:	4608      	mov	r0, r1
 8005870:	4611      	mov	r1, r2
 8005872:	2200      	movs	r2, #0
 8005874:	602a      	str	r2, [r5, #0]
 8005876:	461a      	mov	r2, r3
 8005878:	f7fb ffde 	bl	8001838 <_read>
 800587c:	1c43      	adds	r3, r0, #1
 800587e:	d102      	bne.n	8005886 <_read_r+0x1e>
 8005880:	682b      	ldr	r3, [r5, #0]
 8005882:	b103      	cbz	r3, 8005886 <_read_r+0x1e>
 8005884:	6023      	str	r3, [r4, #0]
 8005886:	bd38      	pop	{r3, r4, r5, pc}
 8005888:	200002c8 	.word	0x200002c8

0800588c <_write_r>:
 800588c:	b538      	push	{r3, r4, r5, lr}
 800588e:	4d07      	ldr	r5, [pc, #28]	@ (80058ac <_write_r+0x20>)
 8005890:	4604      	mov	r4, r0
 8005892:	4608      	mov	r0, r1
 8005894:	4611      	mov	r1, r2
 8005896:	2200      	movs	r2, #0
 8005898:	602a      	str	r2, [r5, #0]
 800589a:	461a      	mov	r2, r3
 800589c:	f7fb fb70 	bl	8000f80 <_write>
 80058a0:	1c43      	adds	r3, r0, #1
 80058a2:	d102      	bne.n	80058aa <_write_r+0x1e>
 80058a4:	682b      	ldr	r3, [r5, #0]
 80058a6:	b103      	cbz	r3, 80058aa <_write_r+0x1e>
 80058a8:	6023      	str	r3, [r4, #0]
 80058aa:	bd38      	pop	{r3, r4, r5, pc}
 80058ac:	200002c8 	.word	0x200002c8

080058b0 <__errno>:
 80058b0:	4b01      	ldr	r3, [pc, #4]	@ (80058b8 <__errno+0x8>)
 80058b2:	6818      	ldr	r0, [r3, #0]
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	20000018 	.word	0x20000018

080058bc <__libc_init_array>:
 80058bc:	b570      	push	{r4, r5, r6, lr}
 80058be:	4d0d      	ldr	r5, [pc, #52]	@ (80058f4 <__libc_init_array+0x38>)
 80058c0:	4c0d      	ldr	r4, [pc, #52]	@ (80058f8 <__libc_init_array+0x3c>)
 80058c2:	1b64      	subs	r4, r4, r5
 80058c4:	10a4      	asrs	r4, r4, #2
 80058c6:	2600      	movs	r6, #0
 80058c8:	42a6      	cmp	r6, r4
 80058ca:	d109      	bne.n	80058e0 <__libc_init_array+0x24>
 80058cc:	4d0b      	ldr	r5, [pc, #44]	@ (80058fc <__libc_init_array+0x40>)
 80058ce:	4c0c      	ldr	r4, [pc, #48]	@ (8005900 <__libc_init_array+0x44>)
 80058d0:	f000 fd30 	bl	8006334 <_init>
 80058d4:	1b64      	subs	r4, r4, r5
 80058d6:	10a4      	asrs	r4, r4, #2
 80058d8:	2600      	movs	r6, #0
 80058da:	42a6      	cmp	r6, r4
 80058dc:	d105      	bne.n	80058ea <__libc_init_array+0x2e>
 80058de:	bd70      	pop	{r4, r5, r6, pc}
 80058e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058e4:	4798      	blx	r3
 80058e6:	3601      	adds	r6, #1
 80058e8:	e7ee      	b.n	80058c8 <__libc_init_array+0xc>
 80058ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ee:	4798      	blx	r3
 80058f0:	3601      	adds	r6, #1
 80058f2:	e7f2      	b.n	80058da <__libc_init_array+0x1e>
 80058f4:	08006578 	.word	0x08006578
 80058f8:	08006578 	.word	0x08006578
 80058fc:	08006578 	.word	0x08006578
 8005900:	0800657c 	.word	0x0800657c

08005904 <__retarget_lock_init_recursive>:
 8005904:	4770      	bx	lr

08005906 <__retarget_lock_acquire_recursive>:
 8005906:	4770      	bx	lr

08005908 <__retarget_lock_release_recursive>:
 8005908:	4770      	bx	lr

0800590a <memcpy>:
 800590a:	440a      	add	r2, r1
 800590c:	4291      	cmp	r1, r2
 800590e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005912:	d100      	bne.n	8005916 <memcpy+0xc>
 8005914:	4770      	bx	lr
 8005916:	b510      	push	{r4, lr}
 8005918:	f811 4b01 	ldrb.w	r4, [r1], #1
 800591c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005920:	4291      	cmp	r1, r2
 8005922:	d1f9      	bne.n	8005918 <memcpy+0xe>
 8005924:	bd10      	pop	{r4, pc}
	...

08005928 <_free_r>:
 8005928:	b538      	push	{r3, r4, r5, lr}
 800592a:	4605      	mov	r5, r0
 800592c:	2900      	cmp	r1, #0
 800592e:	d041      	beq.n	80059b4 <_free_r+0x8c>
 8005930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005934:	1f0c      	subs	r4, r1, #4
 8005936:	2b00      	cmp	r3, #0
 8005938:	bfb8      	it	lt
 800593a:	18e4      	addlt	r4, r4, r3
 800593c:	f000 f8e0 	bl	8005b00 <__malloc_lock>
 8005940:	4a1d      	ldr	r2, [pc, #116]	@ (80059b8 <_free_r+0x90>)
 8005942:	6813      	ldr	r3, [r2, #0]
 8005944:	b933      	cbnz	r3, 8005954 <_free_r+0x2c>
 8005946:	6063      	str	r3, [r4, #4]
 8005948:	6014      	str	r4, [r2, #0]
 800594a:	4628      	mov	r0, r5
 800594c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005950:	f000 b8dc 	b.w	8005b0c <__malloc_unlock>
 8005954:	42a3      	cmp	r3, r4
 8005956:	d908      	bls.n	800596a <_free_r+0x42>
 8005958:	6820      	ldr	r0, [r4, #0]
 800595a:	1821      	adds	r1, r4, r0
 800595c:	428b      	cmp	r3, r1
 800595e:	bf01      	itttt	eq
 8005960:	6819      	ldreq	r1, [r3, #0]
 8005962:	685b      	ldreq	r3, [r3, #4]
 8005964:	1809      	addeq	r1, r1, r0
 8005966:	6021      	streq	r1, [r4, #0]
 8005968:	e7ed      	b.n	8005946 <_free_r+0x1e>
 800596a:	461a      	mov	r2, r3
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	b10b      	cbz	r3, 8005974 <_free_r+0x4c>
 8005970:	42a3      	cmp	r3, r4
 8005972:	d9fa      	bls.n	800596a <_free_r+0x42>
 8005974:	6811      	ldr	r1, [r2, #0]
 8005976:	1850      	adds	r0, r2, r1
 8005978:	42a0      	cmp	r0, r4
 800597a:	d10b      	bne.n	8005994 <_free_r+0x6c>
 800597c:	6820      	ldr	r0, [r4, #0]
 800597e:	4401      	add	r1, r0
 8005980:	1850      	adds	r0, r2, r1
 8005982:	4283      	cmp	r3, r0
 8005984:	6011      	str	r1, [r2, #0]
 8005986:	d1e0      	bne.n	800594a <_free_r+0x22>
 8005988:	6818      	ldr	r0, [r3, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	6053      	str	r3, [r2, #4]
 800598e:	4408      	add	r0, r1
 8005990:	6010      	str	r0, [r2, #0]
 8005992:	e7da      	b.n	800594a <_free_r+0x22>
 8005994:	d902      	bls.n	800599c <_free_r+0x74>
 8005996:	230c      	movs	r3, #12
 8005998:	602b      	str	r3, [r5, #0]
 800599a:	e7d6      	b.n	800594a <_free_r+0x22>
 800599c:	6820      	ldr	r0, [r4, #0]
 800599e:	1821      	adds	r1, r4, r0
 80059a0:	428b      	cmp	r3, r1
 80059a2:	bf04      	itt	eq
 80059a4:	6819      	ldreq	r1, [r3, #0]
 80059a6:	685b      	ldreq	r3, [r3, #4]
 80059a8:	6063      	str	r3, [r4, #4]
 80059aa:	bf04      	itt	eq
 80059ac:	1809      	addeq	r1, r1, r0
 80059ae:	6021      	streq	r1, [r4, #0]
 80059b0:	6054      	str	r4, [r2, #4]
 80059b2:	e7ca      	b.n	800594a <_free_r+0x22>
 80059b4:	bd38      	pop	{r3, r4, r5, pc}
 80059b6:	bf00      	nop
 80059b8:	200002d4 	.word	0x200002d4

080059bc <sbrk_aligned>:
 80059bc:	b570      	push	{r4, r5, r6, lr}
 80059be:	4e0f      	ldr	r6, [pc, #60]	@ (80059fc <sbrk_aligned+0x40>)
 80059c0:	460c      	mov	r4, r1
 80059c2:	6831      	ldr	r1, [r6, #0]
 80059c4:	4605      	mov	r5, r0
 80059c6:	b911      	cbnz	r1, 80059ce <sbrk_aligned+0x12>
 80059c8:	f000 fca4 	bl	8006314 <_sbrk_r>
 80059cc:	6030      	str	r0, [r6, #0]
 80059ce:	4621      	mov	r1, r4
 80059d0:	4628      	mov	r0, r5
 80059d2:	f000 fc9f 	bl	8006314 <_sbrk_r>
 80059d6:	1c43      	adds	r3, r0, #1
 80059d8:	d103      	bne.n	80059e2 <sbrk_aligned+0x26>
 80059da:	f04f 34ff 	mov.w	r4, #4294967295
 80059de:	4620      	mov	r0, r4
 80059e0:	bd70      	pop	{r4, r5, r6, pc}
 80059e2:	1cc4      	adds	r4, r0, #3
 80059e4:	f024 0403 	bic.w	r4, r4, #3
 80059e8:	42a0      	cmp	r0, r4
 80059ea:	d0f8      	beq.n	80059de <sbrk_aligned+0x22>
 80059ec:	1a21      	subs	r1, r4, r0
 80059ee:	4628      	mov	r0, r5
 80059f0:	f000 fc90 	bl	8006314 <_sbrk_r>
 80059f4:	3001      	adds	r0, #1
 80059f6:	d1f2      	bne.n	80059de <sbrk_aligned+0x22>
 80059f8:	e7ef      	b.n	80059da <sbrk_aligned+0x1e>
 80059fa:	bf00      	nop
 80059fc:	200002d0 	.word	0x200002d0

08005a00 <_malloc_r>:
 8005a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a04:	1ccd      	adds	r5, r1, #3
 8005a06:	f025 0503 	bic.w	r5, r5, #3
 8005a0a:	3508      	adds	r5, #8
 8005a0c:	2d0c      	cmp	r5, #12
 8005a0e:	bf38      	it	cc
 8005a10:	250c      	movcc	r5, #12
 8005a12:	2d00      	cmp	r5, #0
 8005a14:	4606      	mov	r6, r0
 8005a16:	db01      	blt.n	8005a1c <_malloc_r+0x1c>
 8005a18:	42a9      	cmp	r1, r5
 8005a1a:	d904      	bls.n	8005a26 <_malloc_r+0x26>
 8005a1c:	230c      	movs	r3, #12
 8005a1e:	6033      	str	r3, [r6, #0]
 8005a20:	2000      	movs	r0, #0
 8005a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005afc <_malloc_r+0xfc>
 8005a2a:	f000 f869 	bl	8005b00 <__malloc_lock>
 8005a2e:	f8d8 3000 	ldr.w	r3, [r8]
 8005a32:	461c      	mov	r4, r3
 8005a34:	bb44      	cbnz	r4, 8005a88 <_malloc_r+0x88>
 8005a36:	4629      	mov	r1, r5
 8005a38:	4630      	mov	r0, r6
 8005a3a:	f7ff ffbf 	bl	80059bc <sbrk_aligned>
 8005a3e:	1c43      	adds	r3, r0, #1
 8005a40:	4604      	mov	r4, r0
 8005a42:	d158      	bne.n	8005af6 <_malloc_r+0xf6>
 8005a44:	f8d8 4000 	ldr.w	r4, [r8]
 8005a48:	4627      	mov	r7, r4
 8005a4a:	2f00      	cmp	r7, #0
 8005a4c:	d143      	bne.n	8005ad6 <_malloc_r+0xd6>
 8005a4e:	2c00      	cmp	r4, #0
 8005a50:	d04b      	beq.n	8005aea <_malloc_r+0xea>
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	4639      	mov	r1, r7
 8005a56:	4630      	mov	r0, r6
 8005a58:	eb04 0903 	add.w	r9, r4, r3
 8005a5c:	f000 fc5a 	bl	8006314 <_sbrk_r>
 8005a60:	4581      	cmp	r9, r0
 8005a62:	d142      	bne.n	8005aea <_malloc_r+0xea>
 8005a64:	6821      	ldr	r1, [r4, #0]
 8005a66:	1a6d      	subs	r5, r5, r1
 8005a68:	4629      	mov	r1, r5
 8005a6a:	4630      	mov	r0, r6
 8005a6c:	f7ff ffa6 	bl	80059bc <sbrk_aligned>
 8005a70:	3001      	adds	r0, #1
 8005a72:	d03a      	beq.n	8005aea <_malloc_r+0xea>
 8005a74:	6823      	ldr	r3, [r4, #0]
 8005a76:	442b      	add	r3, r5
 8005a78:	6023      	str	r3, [r4, #0]
 8005a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	bb62      	cbnz	r2, 8005adc <_malloc_r+0xdc>
 8005a82:	f8c8 7000 	str.w	r7, [r8]
 8005a86:	e00f      	b.n	8005aa8 <_malloc_r+0xa8>
 8005a88:	6822      	ldr	r2, [r4, #0]
 8005a8a:	1b52      	subs	r2, r2, r5
 8005a8c:	d420      	bmi.n	8005ad0 <_malloc_r+0xd0>
 8005a8e:	2a0b      	cmp	r2, #11
 8005a90:	d917      	bls.n	8005ac2 <_malloc_r+0xc2>
 8005a92:	1961      	adds	r1, r4, r5
 8005a94:	42a3      	cmp	r3, r4
 8005a96:	6025      	str	r5, [r4, #0]
 8005a98:	bf18      	it	ne
 8005a9a:	6059      	strne	r1, [r3, #4]
 8005a9c:	6863      	ldr	r3, [r4, #4]
 8005a9e:	bf08      	it	eq
 8005aa0:	f8c8 1000 	streq.w	r1, [r8]
 8005aa4:	5162      	str	r2, [r4, r5]
 8005aa6:	604b      	str	r3, [r1, #4]
 8005aa8:	4630      	mov	r0, r6
 8005aaa:	f000 f82f 	bl	8005b0c <__malloc_unlock>
 8005aae:	f104 000b 	add.w	r0, r4, #11
 8005ab2:	1d23      	adds	r3, r4, #4
 8005ab4:	f020 0007 	bic.w	r0, r0, #7
 8005ab8:	1ac2      	subs	r2, r0, r3
 8005aba:	bf1c      	itt	ne
 8005abc:	1a1b      	subne	r3, r3, r0
 8005abe:	50a3      	strne	r3, [r4, r2]
 8005ac0:	e7af      	b.n	8005a22 <_malloc_r+0x22>
 8005ac2:	6862      	ldr	r2, [r4, #4]
 8005ac4:	42a3      	cmp	r3, r4
 8005ac6:	bf0c      	ite	eq
 8005ac8:	f8c8 2000 	streq.w	r2, [r8]
 8005acc:	605a      	strne	r2, [r3, #4]
 8005ace:	e7eb      	b.n	8005aa8 <_malloc_r+0xa8>
 8005ad0:	4623      	mov	r3, r4
 8005ad2:	6864      	ldr	r4, [r4, #4]
 8005ad4:	e7ae      	b.n	8005a34 <_malloc_r+0x34>
 8005ad6:	463c      	mov	r4, r7
 8005ad8:	687f      	ldr	r7, [r7, #4]
 8005ada:	e7b6      	b.n	8005a4a <_malloc_r+0x4a>
 8005adc:	461a      	mov	r2, r3
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	42a3      	cmp	r3, r4
 8005ae2:	d1fb      	bne.n	8005adc <_malloc_r+0xdc>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	6053      	str	r3, [r2, #4]
 8005ae8:	e7de      	b.n	8005aa8 <_malloc_r+0xa8>
 8005aea:	230c      	movs	r3, #12
 8005aec:	6033      	str	r3, [r6, #0]
 8005aee:	4630      	mov	r0, r6
 8005af0:	f000 f80c 	bl	8005b0c <__malloc_unlock>
 8005af4:	e794      	b.n	8005a20 <_malloc_r+0x20>
 8005af6:	6005      	str	r5, [r0, #0]
 8005af8:	e7d6      	b.n	8005aa8 <_malloc_r+0xa8>
 8005afa:	bf00      	nop
 8005afc:	200002d4 	.word	0x200002d4

08005b00 <__malloc_lock>:
 8005b00:	4801      	ldr	r0, [pc, #4]	@ (8005b08 <__malloc_lock+0x8>)
 8005b02:	f7ff bf00 	b.w	8005906 <__retarget_lock_acquire_recursive>
 8005b06:	bf00      	nop
 8005b08:	200002cc 	.word	0x200002cc

08005b0c <__malloc_unlock>:
 8005b0c:	4801      	ldr	r0, [pc, #4]	@ (8005b14 <__malloc_unlock+0x8>)
 8005b0e:	f7ff befb 	b.w	8005908 <__retarget_lock_release_recursive>
 8005b12:	bf00      	nop
 8005b14:	200002cc 	.word	0x200002cc

08005b18 <__sfputc_r>:
 8005b18:	6893      	ldr	r3, [r2, #8]
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	b410      	push	{r4}
 8005b20:	6093      	str	r3, [r2, #8]
 8005b22:	da08      	bge.n	8005b36 <__sfputc_r+0x1e>
 8005b24:	6994      	ldr	r4, [r2, #24]
 8005b26:	42a3      	cmp	r3, r4
 8005b28:	db01      	blt.n	8005b2e <__sfputc_r+0x16>
 8005b2a:	290a      	cmp	r1, #10
 8005b2c:	d103      	bne.n	8005b36 <__sfputc_r+0x1e>
 8005b2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b32:	f7ff bdda 	b.w	80056ea <__swbuf_r>
 8005b36:	6813      	ldr	r3, [r2, #0]
 8005b38:	1c58      	adds	r0, r3, #1
 8005b3a:	6010      	str	r0, [r2, #0]
 8005b3c:	7019      	strb	r1, [r3, #0]
 8005b3e:	4608      	mov	r0, r1
 8005b40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b44:	4770      	bx	lr

08005b46 <__sfputs_r>:
 8005b46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b48:	4606      	mov	r6, r0
 8005b4a:	460f      	mov	r7, r1
 8005b4c:	4614      	mov	r4, r2
 8005b4e:	18d5      	adds	r5, r2, r3
 8005b50:	42ac      	cmp	r4, r5
 8005b52:	d101      	bne.n	8005b58 <__sfputs_r+0x12>
 8005b54:	2000      	movs	r0, #0
 8005b56:	e007      	b.n	8005b68 <__sfputs_r+0x22>
 8005b58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b5c:	463a      	mov	r2, r7
 8005b5e:	4630      	mov	r0, r6
 8005b60:	f7ff ffda 	bl	8005b18 <__sfputc_r>
 8005b64:	1c43      	adds	r3, r0, #1
 8005b66:	d1f3      	bne.n	8005b50 <__sfputs_r+0xa>
 8005b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b6c <_vfiprintf_r>:
 8005b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b70:	460d      	mov	r5, r1
 8005b72:	b09d      	sub	sp, #116	@ 0x74
 8005b74:	4614      	mov	r4, r2
 8005b76:	4698      	mov	r8, r3
 8005b78:	4606      	mov	r6, r0
 8005b7a:	b118      	cbz	r0, 8005b84 <_vfiprintf_r+0x18>
 8005b7c:	6a03      	ldr	r3, [r0, #32]
 8005b7e:	b90b      	cbnz	r3, 8005b84 <_vfiprintf_r+0x18>
 8005b80:	f7ff fcca 	bl	8005518 <__sinit>
 8005b84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b86:	07d9      	lsls	r1, r3, #31
 8005b88:	d405      	bmi.n	8005b96 <_vfiprintf_r+0x2a>
 8005b8a:	89ab      	ldrh	r3, [r5, #12]
 8005b8c:	059a      	lsls	r2, r3, #22
 8005b8e:	d402      	bmi.n	8005b96 <_vfiprintf_r+0x2a>
 8005b90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b92:	f7ff feb8 	bl	8005906 <__retarget_lock_acquire_recursive>
 8005b96:	89ab      	ldrh	r3, [r5, #12]
 8005b98:	071b      	lsls	r3, r3, #28
 8005b9a:	d501      	bpl.n	8005ba0 <_vfiprintf_r+0x34>
 8005b9c:	692b      	ldr	r3, [r5, #16]
 8005b9e:	b99b      	cbnz	r3, 8005bc8 <_vfiprintf_r+0x5c>
 8005ba0:	4629      	mov	r1, r5
 8005ba2:	4630      	mov	r0, r6
 8005ba4:	f7ff fde0 	bl	8005768 <__swsetup_r>
 8005ba8:	b170      	cbz	r0, 8005bc8 <_vfiprintf_r+0x5c>
 8005baa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005bac:	07dc      	lsls	r4, r3, #31
 8005bae:	d504      	bpl.n	8005bba <_vfiprintf_r+0x4e>
 8005bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005bb4:	b01d      	add	sp, #116	@ 0x74
 8005bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bba:	89ab      	ldrh	r3, [r5, #12]
 8005bbc:	0598      	lsls	r0, r3, #22
 8005bbe:	d4f7      	bmi.n	8005bb0 <_vfiprintf_r+0x44>
 8005bc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bc2:	f7ff fea1 	bl	8005908 <__retarget_lock_release_recursive>
 8005bc6:	e7f3      	b.n	8005bb0 <_vfiprintf_r+0x44>
 8005bc8:	2300      	movs	r3, #0
 8005bca:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bcc:	2320      	movs	r3, #32
 8005bce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005bd2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bd6:	2330      	movs	r3, #48	@ 0x30
 8005bd8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d88 <_vfiprintf_r+0x21c>
 8005bdc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005be0:	f04f 0901 	mov.w	r9, #1
 8005be4:	4623      	mov	r3, r4
 8005be6:	469a      	mov	sl, r3
 8005be8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bec:	b10a      	cbz	r2, 8005bf2 <_vfiprintf_r+0x86>
 8005bee:	2a25      	cmp	r2, #37	@ 0x25
 8005bf0:	d1f9      	bne.n	8005be6 <_vfiprintf_r+0x7a>
 8005bf2:	ebba 0b04 	subs.w	fp, sl, r4
 8005bf6:	d00b      	beq.n	8005c10 <_vfiprintf_r+0xa4>
 8005bf8:	465b      	mov	r3, fp
 8005bfa:	4622      	mov	r2, r4
 8005bfc:	4629      	mov	r1, r5
 8005bfe:	4630      	mov	r0, r6
 8005c00:	f7ff ffa1 	bl	8005b46 <__sfputs_r>
 8005c04:	3001      	adds	r0, #1
 8005c06:	f000 80a7 	beq.w	8005d58 <_vfiprintf_r+0x1ec>
 8005c0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c0c:	445a      	add	r2, fp
 8005c0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c10:	f89a 3000 	ldrb.w	r3, [sl]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	f000 809f 	beq.w	8005d58 <_vfiprintf_r+0x1ec>
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c24:	f10a 0a01 	add.w	sl, sl, #1
 8005c28:	9304      	str	r3, [sp, #16]
 8005c2a:	9307      	str	r3, [sp, #28]
 8005c2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c30:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c32:	4654      	mov	r4, sl
 8005c34:	2205      	movs	r2, #5
 8005c36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c3a:	4853      	ldr	r0, [pc, #332]	@ (8005d88 <_vfiprintf_r+0x21c>)
 8005c3c:	f7fa fb10 	bl	8000260 <memchr>
 8005c40:	9a04      	ldr	r2, [sp, #16]
 8005c42:	b9d8      	cbnz	r0, 8005c7c <_vfiprintf_r+0x110>
 8005c44:	06d1      	lsls	r1, r2, #27
 8005c46:	bf44      	itt	mi
 8005c48:	2320      	movmi	r3, #32
 8005c4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c4e:	0713      	lsls	r3, r2, #28
 8005c50:	bf44      	itt	mi
 8005c52:	232b      	movmi	r3, #43	@ 0x2b
 8005c54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c58:	f89a 3000 	ldrb.w	r3, [sl]
 8005c5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c5e:	d015      	beq.n	8005c8c <_vfiprintf_r+0x120>
 8005c60:	9a07      	ldr	r2, [sp, #28]
 8005c62:	4654      	mov	r4, sl
 8005c64:	2000      	movs	r0, #0
 8005c66:	f04f 0c0a 	mov.w	ip, #10
 8005c6a:	4621      	mov	r1, r4
 8005c6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c70:	3b30      	subs	r3, #48	@ 0x30
 8005c72:	2b09      	cmp	r3, #9
 8005c74:	d94b      	bls.n	8005d0e <_vfiprintf_r+0x1a2>
 8005c76:	b1b0      	cbz	r0, 8005ca6 <_vfiprintf_r+0x13a>
 8005c78:	9207      	str	r2, [sp, #28]
 8005c7a:	e014      	b.n	8005ca6 <_vfiprintf_r+0x13a>
 8005c7c:	eba0 0308 	sub.w	r3, r0, r8
 8005c80:	fa09 f303 	lsl.w	r3, r9, r3
 8005c84:	4313      	orrs	r3, r2
 8005c86:	9304      	str	r3, [sp, #16]
 8005c88:	46a2      	mov	sl, r4
 8005c8a:	e7d2      	b.n	8005c32 <_vfiprintf_r+0xc6>
 8005c8c:	9b03      	ldr	r3, [sp, #12]
 8005c8e:	1d19      	adds	r1, r3, #4
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	9103      	str	r1, [sp, #12]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	bfbb      	ittet	lt
 8005c98:	425b      	neglt	r3, r3
 8005c9a:	f042 0202 	orrlt.w	r2, r2, #2
 8005c9e:	9307      	strge	r3, [sp, #28]
 8005ca0:	9307      	strlt	r3, [sp, #28]
 8005ca2:	bfb8      	it	lt
 8005ca4:	9204      	strlt	r2, [sp, #16]
 8005ca6:	7823      	ldrb	r3, [r4, #0]
 8005ca8:	2b2e      	cmp	r3, #46	@ 0x2e
 8005caa:	d10a      	bne.n	8005cc2 <_vfiprintf_r+0x156>
 8005cac:	7863      	ldrb	r3, [r4, #1]
 8005cae:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cb0:	d132      	bne.n	8005d18 <_vfiprintf_r+0x1ac>
 8005cb2:	9b03      	ldr	r3, [sp, #12]
 8005cb4:	1d1a      	adds	r2, r3, #4
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	9203      	str	r2, [sp, #12]
 8005cba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005cbe:	3402      	adds	r4, #2
 8005cc0:	9305      	str	r3, [sp, #20]
 8005cc2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d98 <_vfiprintf_r+0x22c>
 8005cc6:	7821      	ldrb	r1, [r4, #0]
 8005cc8:	2203      	movs	r2, #3
 8005cca:	4650      	mov	r0, sl
 8005ccc:	f7fa fac8 	bl	8000260 <memchr>
 8005cd0:	b138      	cbz	r0, 8005ce2 <_vfiprintf_r+0x176>
 8005cd2:	9b04      	ldr	r3, [sp, #16]
 8005cd4:	eba0 000a 	sub.w	r0, r0, sl
 8005cd8:	2240      	movs	r2, #64	@ 0x40
 8005cda:	4082      	lsls	r2, r0
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	3401      	adds	r4, #1
 8005ce0:	9304      	str	r3, [sp, #16]
 8005ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ce6:	4829      	ldr	r0, [pc, #164]	@ (8005d8c <_vfiprintf_r+0x220>)
 8005ce8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005cec:	2206      	movs	r2, #6
 8005cee:	f7fa fab7 	bl	8000260 <memchr>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	d03f      	beq.n	8005d76 <_vfiprintf_r+0x20a>
 8005cf6:	4b26      	ldr	r3, [pc, #152]	@ (8005d90 <_vfiprintf_r+0x224>)
 8005cf8:	bb1b      	cbnz	r3, 8005d42 <_vfiprintf_r+0x1d6>
 8005cfa:	9b03      	ldr	r3, [sp, #12]
 8005cfc:	3307      	adds	r3, #7
 8005cfe:	f023 0307 	bic.w	r3, r3, #7
 8005d02:	3308      	adds	r3, #8
 8005d04:	9303      	str	r3, [sp, #12]
 8005d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d08:	443b      	add	r3, r7
 8005d0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d0c:	e76a      	b.n	8005be4 <_vfiprintf_r+0x78>
 8005d0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d12:	460c      	mov	r4, r1
 8005d14:	2001      	movs	r0, #1
 8005d16:	e7a8      	b.n	8005c6a <_vfiprintf_r+0xfe>
 8005d18:	2300      	movs	r3, #0
 8005d1a:	3401      	adds	r4, #1
 8005d1c:	9305      	str	r3, [sp, #20]
 8005d1e:	4619      	mov	r1, r3
 8005d20:	f04f 0c0a 	mov.w	ip, #10
 8005d24:	4620      	mov	r0, r4
 8005d26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d2a:	3a30      	subs	r2, #48	@ 0x30
 8005d2c:	2a09      	cmp	r2, #9
 8005d2e:	d903      	bls.n	8005d38 <_vfiprintf_r+0x1cc>
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d0c6      	beq.n	8005cc2 <_vfiprintf_r+0x156>
 8005d34:	9105      	str	r1, [sp, #20]
 8005d36:	e7c4      	b.n	8005cc2 <_vfiprintf_r+0x156>
 8005d38:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e7f0      	b.n	8005d24 <_vfiprintf_r+0x1b8>
 8005d42:	ab03      	add	r3, sp, #12
 8005d44:	9300      	str	r3, [sp, #0]
 8005d46:	462a      	mov	r2, r5
 8005d48:	4b12      	ldr	r3, [pc, #72]	@ (8005d94 <_vfiprintf_r+0x228>)
 8005d4a:	a904      	add	r1, sp, #16
 8005d4c:	4630      	mov	r0, r6
 8005d4e:	f3af 8000 	nop.w
 8005d52:	4607      	mov	r7, r0
 8005d54:	1c78      	adds	r0, r7, #1
 8005d56:	d1d6      	bne.n	8005d06 <_vfiprintf_r+0x19a>
 8005d58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d5a:	07d9      	lsls	r1, r3, #31
 8005d5c:	d405      	bmi.n	8005d6a <_vfiprintf_r+0x1fe>
 8005d5e:	89ab      	ldrh	r3, [r5, #12]
 8005d60:	059a      	lsls	r2, r3, #22
 8005d62:	d402      	bmi.n	8005d6a <_vfiprintf_r+0x1fe>
 8005d64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d66:	f7ff fdcf 	bl	8005908 <__retarget_lock_release_recursive>
 8005d6a:	89ab      	ldrh	r3, [r5, #12]
 8005d6c:	065b      	lsls	r3, r3, #25
 8005d6e:	f53f af1f 	bmi.w	8005bb0 <_vfiprintf_r+0x44>
 8005d72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d74:	e71e      	b.n	8005bb4 <_vfiprintf_r+0x48>
 8005d76:	ab03      	add	r3, sp, #12
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	462a      	mov	r2, r5
 8005d7c:	4b05      	ldr	r3, [pc, #20]	@ (8005d94 <_vfiprintf_r+0x228>)
 8005d7e:	a904      	add	r1, sp, #16
 8005d80:	4630      	mov	r0, r6
 8005d82:	f000 f879 	bl	8005e78 <_printf_i>
 8005d86:	e7e4      	b.n	8005d52 <_vfiprintf_r+0x1e6>
 8005d88:	0800653c 	.word	0x0800653c
 8005d8c:	08006546 	.word	0x08006546
 8005d90:	00000000 	.word	0x00000000
 8005d94:	08005b47 	.word	0x08005b47
 8005d98:	08006542 	.word	0x08006542

08005d9c <_printf_common>:
 8005d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005da0:	4616      	mov	r6, r2
 8005da2:	4698      	mov	r8, r3
 8005da4:	688a      	ldr	r2, [r1, #8]
 8005da6:	690b      	ldr	r3, [r1, #16]
 8005da8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005dac:	4293      	cmp	r3, r2
 8005dae:	bfb8      	it	lt
 8005db0:	4613      	movlt	r3, r2
 8005db2:	6033      	str	r3, [r6, #0]
 8005db4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005db8:	4607      	mov	r7, r0
 8005dba:	460c      	mov	r4, r1
 8005dbc:	b10a      	cbz	r2, 8005dc2 <_printf_common+0x26>
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	6033      	str	r3, [r6, #0]
 8005dc2:	6823      	ldr	r3, [r4, #0]
 8005dc4:	0699      	lsls	r1, r3, #26
 8005dc6:	bf42      	ittt	mi
 8005dc8:	6833      	ldrmi	r3, [r6, #0]
 8005dca:	3302      	addmi	r3, #2
 8005dcc:	6033      	strmi	r3, [r6, #0]
 8005dce:	6825      	ldr	r5, [r4, #0]
 8005dd0:	f015 0506 	ands.w	r5, r5, #6
 8005dd4:	d106      	bne.n	8005de4 <_printf_common+0x48>
 8005dd6:	f104 0a19 	add.w	sl, r4, #25
 8005dda:	68e3      	ldr	r3, [r4, #12]
 8005ddc:	6832      	ldr	r2, [r6, #0]
 8005dde:	1a9b      	subs	r3, r3, r2
 8005de0:	42ab      	cmp	r3, r5
 8005de2:	dc26      	bgt.n	8005e32 <_printf_common+0x96>
 8005de4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005de8:	6822      	ldr	r2, [r4, #0]
 8005dea:	3b00      	subs	r3, #0
 8005dec:	bf18      	it	ne
 8005dee:	2301      	movne	r3, #1
 8005df0:	0692      	lsls	r2, r2, #26
 8005df2:	d42b      	bmi.n	8005e4c <_printf_common+0xb0>
 8005df4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005df8:	4641      	mov	r1, r8
 8005dfa:	4638      	mov	r0, r7
 8005dfc:	47c8      	blx	r9
 8005dfe:	3001      	adds	r0, #1
 8005e00:	d01e      	beq.n	8005e40 <_printf_common+0xa4>
 8005e02:	6823      	ldr	r3, [r4, #0]
 8005e04:	6922      	ldr	r2, [r4, #16]
 8005e06:	f003 0306 	and.w	r3, r3, #6
 8005e0a:	2b04      	cmp	r3, #4
 8005e0c:	bf02      	ittt	eq
 8005e0e:	68e5      	ldreq	r5, [r4, #12]
 8005e10:	6833      	ldreq	r3, [r6, #0]
 8005e12:	1aed      	subeq	r5, r5, r3
 8005e14:	68a3      	ldr	r3, [r4, #8]
 8005e16:	bf0c      	ite	eq
 8005e18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e1c:	2500      	movne	r5, #0
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	bfc4      	itt	gt
 8005e22:	1a9b      	subgt	r3, r3, r2
 8005e24:	18ed      	addgt	r5, r5, r3
 8005e26:	2600      	movs	r6, #0
 8005e28:	341a      	adds	r4, #26
 8005e2a:	42b5      	cmp	r5, r6
 8005e2c:	d11a      	bne.n	8005e64 <_printf_common+0xc8>
 8005e2e:	2000      	movs	r0, #0
 8005e30:	e008      	b.n	8005e44 <_printf_common+0xa8>
 8005e32:	2301      	movs	r3, #1
 8005e34:	4652      	mov	r2, sl
 8005e36:	4641      	mov	r1, r8
 8005e38:	4638      	mov	r0, r7
 8005e3a:	47c8      	blx	r9
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	d103      	bne.n	8005e48 <_printf_common+0xac>
 8005e40:	f04f 30ff 	mov.w	r0, #4294967295
 8005e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e48:	3501      	adds	r5, #1
 8005e4a:	e7c6      	b.n	8005dda <_printf_common+0x3e>
 8005e4c:	18e1      	adds	r1, r4, r3
 8005e4e:	1c5a      	adds	r2, r3, #1
 8005e50:	2030      	movs	r0, #48	@ 0x30
 8005e52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e56:	4422      	add	r2, r4
 8005e58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e60:	3302      	adds	r3, #2
 8005e62:	e7c7      	b.n	8005df4 <_printf_common+0x58>
 8005e64:	2301      	movs	r3, #1
 8005e66:	4622      	mov	r2, r4
 8005e68:	4641      	mov	r1, r8
 8005e6a:	4638      	mov	r0, r7
 8005e6c:	47c8      	blx	r9
 8005e6e:	3001      	adds	r0, #1
 8005e70:	d0e6      	beq.n	8005e40 <_printf_common+0xa4>
 8005e72:	3601      	adds	r6, #1
 8005e74:	e7d9      	b.n	8005e2a <_printf_common+0x8e>
	...

08005e78 <_printf_i>:
 8005e78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e7c:	7e0f      	ldrb	r7, [r1, #24]
 8005e7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e80:	2f78      	cmp	r7, #120	@ 0x78
 8005e82:	4691      	mov	r9, r2
 8005e84:	4680      	mov	r8, r0
 8005e86:	460c      	mov	r4, r1
 8005e88:	469a      	mov	sl, r3
 8005e8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e8e:	d807      	bhi.n	8005ea0 <_printf_i+0x28>
 8005e90:	2f62      	cmp	r7, #98	@ 0x62
 8005e92:	d80a      	bhi.n	8005eaa <_printf_i+0x32>
 8005e94:	2f00      	cmp	r7, #0
 8005e96:	f000 80d1 	beq.w	800603c <_printf_i+0x1c4>
 8005e9a:	2f58      	cmp	r7, #88	@ 0x58
 8005e9c:	f000 80b8 	beq.w	8006010 <_printf_i+0x198>
 8005ea0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ea4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ea8:	e03a      	b.n	8005f20 <_printf_i+0xa8>
 8005eaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005eae:	2b15      	cmp	r3, #21
 8005eb0:	d8f6      	bhi.n	8005ea0 <_printf_i+0x28>
 8005eb2:	a101      	add	r1, pc, #4	@ (adr r1, 8005eb8 <_printf_i+0x40>)
 8005eb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005eb8:	08005f11 	.word	0x08005f11
 8005ebc:	08005f25 	.word	0x08005f25
 8005ec0:	08005ea1 	.word	0x08005ea1
 8005ec4:	08005ea1 	.word	0x08005ea1
 8005ec8:	08005ea1 	.word	0x08005ea1
 8005ecc:	08005ea1 	.word	0x08005ea1
 8005ed0:	08005f25 	.word	0x08005f25
 8005ed4:	08005ea1 	.word	0x08005ea1
 8005ed8:	08005ea1 	.word	0x08005ea1
 8005edc:	08005ea1 	.word	0x08005ea1
 8005ee0:	08005ea1 	.word	0x08005ea1
 8005ee4:	08006023 	.word	0x08006023
 8005ee8:	08005f4f 	.word	0x08005f4f
 8005eec:	08005fdd 	.word	0x08005fdd
 8005ef0:	08005ea1 	.word	0x08005ea1
 8005ef4:	08005ea1 	.word	0x08005ea1
 8005ef8:	08006045 	.word	0x08006045
 8005efc:	08005ea1 	.word	0x08005ea1
 8005f00:	08005f4f 	.word	0x08005f4f
 8005f04:	08005ea1 	.word	0x08005ea1
 8005f08:	08005ea1 	.word	0x08005ea1
 8005f0c:	08005fe5 	.word	0x08005fe5
 8005f10:	6833      	ldr	r3, [r6, #0]
 8005f12:	1d1a      	adds	r2, r3, #4
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6032      	str	r2, [r6, #0]
 8005f18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f20:	2301      	movs	r3, #1
 8005f22:	e09c      	b.n	800605e <_printf_i+0x1e6>
 8005f24:	6833      	ldr	r3, [r6, #0]
 8005f26:	6820      	ldr	r0, [r4, #0]
 8005f28:	1d19      	adds	r1, r3, #4
 8005f2a:	6031      	str	r1, [r6, #0]
 8005f2c:	0606      	lsls	r6, r0, #24
 8005f2e:	d501      	bpl.n	8005f34 <_printf_i+0xbc>
 8005f30:	681d      	ldr	r5, [r3, #0]
 8005f32:	e003      	b.n	8005f3c <_printf_i+0xc4>
 8005f34:	0645      	lsls	r5, r0, #25
 8005f36:	d5fb      	bpl.n	8005f30 <_printf_i+0xb8>
 8005f38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f3c:	2d00      	cmp	r5, #0
 8005f3e:	da03      	bge.n	8005f48 <_printf_i+0xd0>
 8005f40:	232d      	movs	r3, #45	@ 0x2d
 8005f42:	426d      	negs	r5, r5
 8005f44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f48:	4858      	ldr	r0, [pc, #352]	@ (80060ac <_printf_i+0x234>)
 8005f4a:	230a      	movs	r3, #10
 8005f4c:	e011      	b.n	8005f72 <_printf_i+0xfa>
 8005f4e:	6821      	ldr	r1, [r4, #0]
 8005f50:	6833      	ldr	r3, [r6, #0]
 8005f52:	0608      	lsls	r0, r1, #24
 8005f54:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f58:	d402      	bmi.n	8005f60 <_printf_i+0xe8>
 8005f5a:	0649      	lsls	r1, r1, #25
 8005f5c:	bf48      	it	mi
 8005f5e:	b2ad      	uxthmi	r5, r5
 8005f60:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f62:	4852      	ldr	r0, [pc, #328]	@ (80060ac <_printf_i+0x234>)
 8005f64:	6033      	str	r3, [r6, #0]
 8005f66:	bf14      	ite	ne
 8005f68:	230a      	movne	r3, #10
 8005f6a:	2308      	moveq	r3, #8
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f72:	6866      	ldr	r6, [r4, #4]
 8005f74:	60a6      	str	r6, [r4, #8]
 8005f76:	2e00      	cmp	r6, #0
 8005f78:	db05      	blt.n	8005f86 <_printf_i+0x10e>
 8005f7a:	6821      	ldr	r1, [r4, #0]
 8005f7c:	432e      	orrs	r6, r5
 8005f7e:	f021 0104 	bic.w	r1, r1, #4
 8005f82:	6021      	str	r1, [r4, #0]
 8005f84:	d04b      	beq.n	800601e <_printf_i+0x1a6>
 8005f86:	4616      	mov	r6, r2
 8005f88:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f8c:	fb03 5711 	mls	r7, r3, r1, r5
 8005f90:	5dc7      	ldrb	r7, [r0, r7]
 8005f92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f96:	462f      	mov	r7, r5
 8005f98:	42bb      	cmp	r3, r7
 8005f9a:	460d      	mov	r5, r1
 8005f9c:	d9f4      	bls.n	8005f88 <_printf_i+0x110>
 8005f9e:	2b08      	cmp	r3, #8
 8005fa0:	d10b      	bne.n	8005fba <_printf_i+0x142>
 8005fa2:	6823      	ldr	r3, [r4, #0]
 8005fa4:	07df      	lsls	r7, r3, #31
 8005fa6:	d508      	bpl.n	8005fba <_printf_i+0x142>
 8005fa8:	6923      	ldr	r3, [r4, #16]
 8005faa:	6861      	ldr	r1, [r4, #4]
 8005fac:	4299      	cmp	r1, r3
 8005fae:	bfde      	ittt	le
 8005fb0:	2330      	movle	r3, #48	@ 0x30
 8005fb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fb6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fba:	1b92      	subs	r2, r2, r6
 8005fbc:	6122      	str	r2, [r4, #16]
 8005fbe:	f8cd a000 	str.w	sl, [sp]
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	aa03      	add	r2, sp, #12
 8005fc6:	4621      	mov	r1, r4
 8005fc8:	4640      	mov	r0, r8
 8005fca:	f7ff fee7 	bl	8005d9c <_printf_common>
 8005fce:	3001      	adds	r0, #1
 8005fd0:	d14a      	bne.n	8006068 <_printf_i+0x1f0>
 8005fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd6:	b004      	add	sp, #16
 8005fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fdc:	6823      	ldr	r3, [r4, #0]
 8005fde:	f043 0320 	orr.w	r3, r3, #32
 8005fe2:	6023      	str	r3, [r4, #0]
 8005fe4:	4832      	ldr	r0, [pc, #200]	@ (80060b0 <_printf_i+0x238>)
 8005fe6:	2778      	movs	r7, #120	@ 0x78
 8005fe8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fec:	6823      	ldr	r3, [r4, #0]
 8005fee:	6831      	ldr	r1, [r6, #0]
 8005ff0:	061f      	lsls	r7, r3, #24
 8005ff2:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ff6:	d402      	bmi.n	8005ffe <_printf_i+0x186>
 8005ff8:	065f      	lsls	r7, r3, #25
 8005ffa:	bf48      	it	mi
 8005ffc:	b2ad      	uxthmi	r5, r5
 8005ffe:	6031      	str	r1, [r6, #0]
 8006000:	07d9      	lsls	r1, r3, #31
 8006002:	bf44      	itt	mi
 8006004:	f043 0320 	orrmi.w	r3, r3, #32
 8006008:	6023      	strmi	r3, [r4, #0]
 800600a:	b11d      	cbz	r5, 8006014 <_printf_i+0x19c>
 800600c:	2310      	movs	r3, #16
 800600e:	e7ad      	b.n	8005f6c <_printf_i+0xf4>
 8006010:	4826      	ldr	r0, [pc, #152]	@ (80060ac <_printf_i+0x234>)
 8006012:	e7e9      	b.n	8005fe8 <_printf_i+0x170>
 8006014:	6823      	ldr	r3, [r4, #0]
 8006016:	f023 0320 	bic.w	r3, r3, #32
 800601a:	6023      	str	r3, [r4, #0]
 800601c:	e7f6      	b.n	800600c <_printf_i+0x194>
 800601e:	4616      	mov	r6, r2
 8006020:	e7bd      	b.n	8005f9e <_printf_i+0x126>
 8006022:	6833      	ldr	r3, [r6, #0]
 8006024:	6825      	ldr	r5, [r4, #0]
 8006026:	6961      	ldr	r1, [r4, #20]
 8006028:	1d18      	adds	r0, r3, #4
 800602a:	6030      	str	r0, [r6, #0]
 800602c:	062e      	lsls	r6, r5, #24
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	d501      	bpl.n	8006036 <_printf_i+0x1be>
 8006032:	6019      	str	r1, [r3, #0]
 8006034:	e002      	b.n	800603c <_printf_i+0x1c4>
 8006036:	0668      	lsls	r0, r5, #25
 8006038:	d5fb      	bpl.n	8006032 <_printf_i+0x1ba>
 800603a:	8019      	strh	r1, [r3, #0]
 800603c:	2300      	movs	r3, #0
 800603e:	6123      	str	r3, [r4, #16]
 8006040:	4616      	mov	r6, r2
 8006042:	e7bc      	b.n	8005fbe <_printf_i+0x146>
 8006044:	6833      	ldr	r3, [r6, #0]
 8006046:	1d1a      	adds	r2, r3, #4
 8006048:	6032      	str	r2, [r6, #0]
 800604a:	681e      	ldr	r6, [r3, #0]
 800604c:	6862      	ldr	r2, [r4, #4]
 800604e:	2100      	movs	r1, #0
 8006050:	4630      	mov	r0, r6
 8006052:	f7fa f905 	bl	8000260 <memchr>
 8006056:	b108      	cbz	r0, 800605c <_printf_i+0x1e4>
 8006058:	1b80      	subs	r0, r0, r6
 800605a:	6060      	str	r0, [r4, #4]
 800605c:	6863      	ldr	r3, [r4, #4]
 800605e:	6123      	str	r3, [r4, #16]
 8006060:	2300      	movs	r3, #0
 8006062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006066:	e7aa      	b.n	8005fbe <_printf_i+0x146>
 8006068:	6923      	ldr	r3, [r4, #16]
 800606a:	4632      	mov	r2, r6
 800606c:	4649      	mov	r1, r9
 800606e:	4640      	mov	r0, r8
 8006070:	47d0      	blx	sl
 8006072:	3001      	adds	r0, #1
 8006074:	d0ad      	beq.n	8005fd2 <_printf_i+0x15a>
 8006076:	6823      	ldr	r3, [r4, #0]
 8006078:	079b      	lsls	r3, r3, #30
 800607a:	d413      	bmi.n	80060a4 <_printf_i+0x22c>
 800607c:	68e0      	ldr	r0, [r4, #12]
 800607e:	9b03      	ldr	r3, [sp, #12]
 8006080:	4298      	cmp	r0, r3
 8006082:	bfb8      	it	lt
 8006084:	4618      	movlt	r0, r3
 8006086:	e7a6      	b.n	8005fd6 <_printf_i+0x15e>
 8006088:	2301      	movs	r3, #1
 800608a:	4632      	mov	r2, r6
 800608c:	4649      	mov	r1, r9
 800608e:	4640      	mov	r0, r8
 8006090:	47d0      	blx	sl
 8006092:	3001      	adds	r0, #1
 8006094:	d09d      	beq.n	8005fd2 <_printf_i+0x15a>
 8006096:	3501      	adds	r5, #1
 8006098:	68e3      	ldr	r3, [r4, #12]
 800609a:	9903      	ldr	r1, [sp, #12]
 800609c:	1a5b      	subs	r3, r3, r1
 800609e:	42ab      	cmp	r3, r5
 80060a0:	dcf2      	bgt.n	8006088 <_printf_i+0x210>
 80060a2:	e7eb      	b.n	800607c <_printf_i+0x204>
 80060a4:	2500      	movs	r5, #0
 80060a6:	f104 0619 	add.w	r6, r4, #25
 80060aa:	e7f5      	b.n	8006098 <_printf_i+0x220>
 80060ac:	0800654d 	.word	0x0800654d
 80060b0:	0800655e 	.word	0x0800655e

080060b4 <__sflush_r>:
 80060b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80060b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060bc:	0716      	lsls	r6, r2, #28
 80060be:	4605      	mov	r5, r0
 80060c0:	460c      	mov	r4, r1
 80060c2:	d454      	bmi.n	800616e <__sflush_r+0xba>
 80060c4:	684b      	ldr	r3, [r1, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	dc02      	bgt.n	80060d0 <__sflush_r+0x1c>
 80060ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	dd48      	ble.n	8006162 <__sflush_r+0xae>
 80060d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060d2:	2e00      	cmp	r6, #0
 80060d4:	d045      	beq.n	8006162 <__sflush_r+0xae>
 80060d6:	2300      	movs	r3, #0
 80060d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80060dc:	682f      	ldr	r7, [r5, #0]
 80060de:	6a21      	ldr	r1, [r4, #32]
 80060e0:	602b      	str	r3, [r5, #0]
 80060e2:	d030      	beq.n	8006146 <__sflush_r+0x92>
 80060e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80060e6:	89a3      	ldrh	r3, [r4, #12]
 80060e8:	0759      	lsls	r1, r3, #29
 80060ea:	d505      	bpl.n	80060f8 <__sflush_r+0x44>
 80060ec:	6863      	ldr	r3, [r4, #4]
 80060ee:	1ad2      	subs	r2, r2, r3
 80060f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80060f2:	b10b      	cbz	r3, 80060f8 <__sflush_r+0x44>
 80060f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80060f6:	1ad2      	subs	r2, r2, r3
 80060f8:	2300      	movs	r3, #0
 80060fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060fc:	6a21      	ldr	r1, [r4, #32]
 80060fe:	4628      	mov	r0, r5
 8006100:	47b0      	blx	r6
 8006102:	1c43      	adds	r3, r0, #1
 8006104:	89a3      	ldrh	r3, [r4, #12]
 8006106:	d106      	bne.n	8006116 <__sflush_r+0x62>
 8006108:	6829      	ldr	r1, [r5, #0]
 800610a:	291d      	cmp	r1, #29
 800610c:	d82b      	bhi.n	8006166 <__sflush_r+0xb2>
 800610e:	4a2a      	ldr	r2, [pc, #168]	@ (80061b8 <__sflush_r+0x104>)
 8006110:	40ca      	lsrs	r2, r1
 8006112:	07d6      	lsls	r6, r2, #31
 8006114:	d527      	bpl.n	8006166 <__sflush_r+0xb2>
 8006116:	2200      	movs	r2, #0
 8006118:	6062      	str	r2, [r4, #4]
 800611a:	04d9      	lsls	r1, r3, #19
 800611c:	6922      	ldr	r2, [r4, #16]
 800611e:	6022      	str	r2, [r4, #0]
 8006120:	d504      	bpl.n	800612c <__sflush_r+0x78>
 8006122:	1c42      	adds	r2, r0, #1
 8006124:	d101      	bne.n	800612a <__sflush_r+0x76>
 8006126:	682b      	ldr	r3, [r5, #0]
 8006128:	b903      	cbnz	r3, 800612c <__sflush_r+0x78>
 800612a:	6560      	str	r0, [r4, #84]	@ 0x54
 800612c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800612e:	602f      	str	r7, [r5, #0]
 8006130:	b1b9      	cbz	r1, 8006162 <__sflush_r+0xae>
 8006132:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006136:	4299      	cmp	r1, r3
 8006138:	d002      	beq.n	8006140 <__sflush_r+0x8c>
 800613a:	4628      	mov	r0, r5
 800613c:	f7ff fbf4 	bl	8005928 <_free_r>
 8006140:	2300      	movs	r3, #0
 8006142:	6363      	str	r3, [r4, #52]	@ 0x34
 8006144:	e00d      	b.n	8006162 <__sflush_r+0xae>
 8006146:	2301      	movs	r3, #1
 8006148:	4628      	mov	r0, r5
 800614a:	47b0      	blx	r6
 800614c:	4602      	mov	r2, r0
 800614e:	1c50      	adds	r0, r2, #1
 8006150:	d1c9      	bne.n	80060e6 <__sflush_r+0x32>
 8006152:	682b      	ldr	r3, [r5, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d0c6      	beq.n	80060e6 <__sflush_r+0x32>
 8006158:	2b1d      	cmp	r3, #29
 800615a:	d001      	beq.n	8006160 <__sflush_r+0xac>
 800615c:	2b16      	cmp	r3, #22
 800615e:	d11e      	bne.n	800619e <__sflush_r+0xea>
 8006160:	602f      	str	r7, [r5, #0]
 8006162:	2000      	movs	r0, #0
 8006164:	e022      	b.n	80061ac <__sflush_r+0xf8>
 8006166:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800616a:	b21b      	sxth	r3, r3
 800616c:	e01b      	b.n	80061a6 <__sflush_r+0xf2>
 800616e:	690f      	ldr	r7, [r1, #16]
 8006170:	2f00      	cmp	r7, #0
 8006172:	d0f6      	beq.n	8006162 <__sflush_r+0xae>
 8006174:	0793      	lsls	r3, r2, #30
 8006176:	680e      	ldr	r6, [r1, #0]
 8006178:	bf08      	it	eq
 800617a:	694b      	ldreq	r3, [r1, #20]
 800617c:	600f      	str	r7, [r1, #0]
 800617e:	bf18      	it	ne
 8006180:	2300      	movne	r3, #0
 8006182:	eba6 0807 	sub.w	r8, r6, r7
 8006186:	608b      	str	r3, [r1, #8]
 8006188:	f1b8 0f00 	cmp.w	r8, #0
 800618c:	dde9      	ble.n	8006162 <__sflush_r+0xae>
 800618e:	6a21      	ldr	r1, [r4, #32]
 8006190:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006192:	4643      	mov	r3, r8
 8006194:	463a      	mov	r2, r7
 8006196:	4628      	mov	r0, r5
 8006198:	47b0      	blx	r6
 800619a:	2800      	cmp	r0, #0
 800619c:	dc08      	bgt.n	80061b0 <__sflush_r+0xfc>
 800619e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061a6:	81a3      	strh	r3, [r4, #12]
 80061a8:	f04f 30ff 	mov.w	r0, #4294967295
 80061ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061b0:	4407      	add	r7, r0
 80061b2:	eba8 0800 	sub.w	r8, r8, r0
 80061b6:	e7e7      	b.n	8006188 <__sflush_r+0xd4>
 80061b8:	20400001 	.word	0x20400001

080061bc <_fflush_r>:
 80061bc:	b538      	push	{r3, r4, r5, lr}
 80061be:	690b      	ldr	r3, [r1, #16]
 80061c0:	4605      	mov	r5, r0
 80061c2:	460c      	mov	r4, r1
 80061c4:	b913      	cbnz	r3, 80061cc <_fflush_r+0x10>
 80061c6:	2500      	movs	r5, #0
 80061c8:	4628      	mov	r0, r5
 80061ca:	bd38      	pop	{r3, r4, r5, pc}
 80061cc:	b118      	cbz	r0, 80061d6 <_fflush_r+0x1a>
 80061ce:	6a03      	ldr	r3, [r0, #32]
 80061d0:	b90b      	cbnz	r3, 80061d6 <_fflush_r+0x1a>
 80061d2:	f7ff f9a1 	bl	8005518 <__sinit>
 80061d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d0f3      	beq.n	80061c6 <_fflush_r+0xa>
 80061de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80061e0:	07d0      	lsls	r0, r2, #31
 80061e2:	d404      	bmi.n	80061ee <_fflush_r+0x32>
 80061e4:	0599      	lsls	r1, r3, #22
 80061e6:	d402      	bmi.n	80061ee <_fflush_r+0x32>
 80061e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061ea:	f7ff fb8c 	bl	8005906 <__retarget_lock_acquire_recursive>
 80061ee:	4628      	mov	r0, r5
 80061f0:	4621      	mov	r1, r4
 80061f2:	f7ff ff5f 	bl	80060b4 <__sflush_r>
 80061f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061f8:	07da      	lsls	r2, r3, #31
 80061fa:	4605      	mov	r5, r0
 80061fc:	d4e4      	bmi.n	80061c8 <_fflush_r+0xc>
 80061fe:	89a3      	ldrh	r3, [r4, #12]
 8006200:	059b      	lsls	r3, r3, #22
 8006202:	d4e1      	bmi.n	80061c8 <_fflush_r+0xc>
 8006204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006206:	f7ff fb7f 	bl	8005908 <__retarget_lock_release_recursive>
 800620a:	e7dd      	b.n	80061c8 <_fflush_r+0xc>

0800620c <__swhatbuf_r>:
 800620c:	b570      	push	{r4, r5, r6, lr}
 800620e:	460c      	mov	r4, r1
 8006210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006214:	2900      	cmp	r1, #0
 8006216:	b096      	sub	sp, #88	@ 0x58
 8006218:	4615      	mov	r5, r2
 800621a:	461e      	mov	r6, r3
 800621c:	da0d      	bge.n	800623a <__swhatbuf_r+0x2e>
 800621e:	89a3      	ldrh	r3, [r4, #12]
 8006220:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006224:	f04f 0100 	mov.w	r1, #0
 8006228:	bf14      	ite	ne
 800622a:	2340      	movne	r3, #64	@ 0x40
 800622c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006230:	2000      	movs	r0, #0
 8006232:	6031      	str	r1, [r6, #0]
 8006234:	602b      	str	r3, [r5, #0]
 8006236:	b016      	add	sp, #88	@ 0x58
 8006238:	bd70      	pop	{r4, r5, r6, pc}
 800623a:	466a      	mov	r2, sp
 800623c:	f000 f848 	bl	80062d0 <_fstat_r>
 8006240:	2800      	cmp	r0, #0
 8006242:	dbec      	blt.n	800621e <__swhatbuf_r+0x12>
 8006244:	9901      	ldr	r1, [sp, #4]
 8006246:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800624a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800624e:	4259      	negs	r1, r3
 8006250:	4159      	adcs	r1, r3
 8006252:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006256:	e7eb      	b.n	8006230 <__swhatbuf_r+0x24>

08006258 <__smakebuf_r>:
 8006258:	898b      	ldrh	r3, [r1, #12]
 800625a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800625c:	079d      	lsls	r5, r3, #30
 800625e:	4606      	mov	r6, r0
 8006260:	460c      	mov	r4, r1
 8006262:	d507      	bpl.n	8006274 <__smakebuf_r+0x1c>
 8006264:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	6123      	str	r3, [r4, #16]
 800626c:	2301      	movs	r3, #1
 800626e:	6163      	str	r3, [r4, #20]
 8006270:	b003      	add	sp, #12
 8006272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006274:	ab01      	add	r3, sp, #4
 8006276:	466a      	mov	r2, sp
 8006278:	f7ff ffc8 	bl	800620c <__swhatbuf_r>
 800627c:	9f00      	ldr	r7, [sp, #0]
 800627e:	4605      	mov	r5, r0
 8006280:	4639      	mov	r1, r7
 8006282:	4630      	mov	r0, r6
 8006284:	f7ff fbbc 	bl	8005a00 <_malloc_r>
 8006288:	b948      	cbnz	r0, 800629e <__smakebuf_r+0x46>
 800628a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800628e:	059a      	lsls	r2, r3, #22
 8006290:	d4ee      	bmi.n	8006270 <__smakebuf_r+0x18>
 8006292:	f023 0303 	bic.w	r3, r3, #3
 8006296:	f043 0302 	orr.w	r3, r3, #2
 800629a:	81a3      	strh	r3, [r4, #12]
 800629c:	e7e2      	b.n	8006264 <__smakebuf_r+0xc>
 800629e:	89a3      	ldrh	r3, [r4, #12]
 80062a0:	6020      	str	r0, [r4, #0]
 80062a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062a6:	81a3      	strh	r3, [r4, #12]
 80062a8:	9b01      	ldr	r3, [sp, #4]
 80062aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80062ae:	b15b      	cbz	r3, 80062c8 <__smakebuf_r+0x70>
 80062b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062b4:	4630      	mov	r0, r6
 80062b6:	f000 f81d 	bl	80062f4 <_isatty_r>
 80062ba:	b128      	cbz	r0, 80062c8 <__smakebuf_r+0x70>
 80062bc:	89a3      	ldrh	r3, [r4, #12]
 80062be:	f023 0303 	bic.w	r3, r3, #3
 80062c2:	f043 0301 	orr.w	r3, r3, #1
 80062c6:	81a3      	strh	r3, [r4, #12]
 80062c8:	89a3      	ldrh	r3, [r4, #12]
 80062ca:	431d      	orrs	r5, r3
 80062cc:	81a5      	strh	r5, [r4, #12]
 80062ce:	e7cf      	b.n	8006270 <__smakebuf_r+0x18>

080062d0 <_fstat_r>:
 80062d0:	b538      	push	{r3, r4, r5, lr}
 80062d2:	4d07      	ldr	r5, [pc, #28]	@ (80062f0 <_fstat_r+0x20>)
 80062d4:	2300      	movs	r3, #0
 80062d6:	4604      	mov	r4, r0
 80062d8:	4608      	mov	r0, r1
 80062da:	4611      	mov	r1, r2
 80062dc:	602b      	str	r3, [r5, #0]
 80062de:	f7fb fad4 	bl	800188a <_fstat>
 80062e2:	1c43      	adds	r3, r0, #1
 80062e4:	d102      	bne.n	80062ec <_fstat_r+0x1c>
 80062e6:	682b      	ldr	r3, [r5, #0]
 80062e8:	b103      	cbz	r3, 80062ec <_fstat_r+0x1c>
 80062ea:	6023      	str	r3, [r4, #0]
 80062ec:	bd38      	pop	{r3, r4, r5, pc}
 80062ee:	bf00      	nop
 80062f0:	200002c8 	.word	0x200002c8

080062f4 <_isatty_r>:
 80062f4:	b538      	push	{r3, r4, r5, lr}
 80062f6:	4d06      	ldr	r5, [pc, #24]	@ (8006310 <_isatty_r+0x1c>)
 80062f8:	2300      	movs	r3, #0
 80062fa:	4604      	mov	r4, r0
 80062fc:	4608      	mov	r0, r1
 80062fe:	602b      	str	r3, [r5, #0]
 8006300:	f7fb fad3 	bl	80018aa <_isatty>
 8006304:	1c43      	adds	r3, r0, #1
 8006306:	d102      	bne.n	800630e <_isatty_r+0x1a>
 8006308:	682b      	ldr	r3, [r5, #0]
 800630a:	b103      	cbz	r3, 800630e <_isatty_r+0x1a>
 800630c:	6023      	str	r3, [r4, #0]
 800630e:	bd38      	pop	{r3, r4, r5, pc}
 8006310:	200002c8 	.word	0x200002c8

08006314 <_sbrk_r>:
 8006314:	b538      	push	{r3, r4, r5, lr}
 8006316:	4d06      	ldr	r5, [pc, #24]	@ (8006330 <_sbrk_r+0x1c>)
 8006318:	2300      	movs	r3, #0
 800631a:	4604      	mov	r4, r0
 800631c:	4608      	mov	r0, r1
 800631e:	602b      	str	r3, [r5, #0]
 8006320:	f7fb fadc 	bl	80018dc <_sbrk>
 8006324:	1c43      	adds	r3, r0, #1
 8006326:	d102      	bne.n	800632e <_sbrk_r+0x1a>
 8006328:	682b      	ldr	r3, [r5, #0]
 800632a:	b103      	cbz	r3, 800632e <_sbrk_r+0x1a>
 800632c:	6023      	str	r3, [r4, #0]
 800632e:	bd38      	pop	{r3, r4, r5, pc}
 8006330:	200002c8 	.word	0x200002c8

08006334 <_init>:
 8006334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006336:	bf00      	nop
 8006338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800633a:	bc08      	pop	{r3}
 800633c:	469e      	mov	lr, r3
 800633e:	4770      	bx	lr

08006340 <_fini>:
 8006340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006342:	bf00      	nop
 8006344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006346:	bc08      	pop	{r3}
 8006348:	469e      	mov	lr, r3
 800634a:	4770      	bx	lr
