// Seed: 1656839636
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  wire id_3;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output wand  id_0,
    input  uwire id_1
);
  if (1) begin : LABEL_0
    always #1 id_0 = 1;
    wire id_3;
  end else begin : LABEL_0
    assign id_0 = 1;
    wire id_4;
  end
  wire id_5;
  tri0 id_6 = 1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (id_3);
  wire id_9;
endmodule
