  module correctness:
  output A,B,C ,D, E, F, G;



signal SL1 in 
signal SL2 in 
(present SL1 then emit SL2 else nothing end present)
||
(present SL2 then pause else nothing end present;
emit SL1)
end signal
end signal


  end module