

================================================================
== Vitis HLS Report for 'fp2mul503_mont_133_Pipeline_VITIS_LOOP_199_1'
================================================================
* Date:           Tue May 20 14:35:59 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_1  |       18|       18|         4|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    727|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     91|    -|
|Register         |        -|    -|     440|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     504|    826|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503_1_U  |fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                         |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln199_fu_175_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln200_fu_209_p2        |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_203_p2          |         +|   0|  0|  71|          64|          64|
    |and_ln200_11_fu_258_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln200_fu_180_p2        |       and|   0|  0|  64|          64|          64|
    |ap_condition_318           |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_164_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln199_fu_133_p2       |      icmp|   0|  0|  13|           4|           5|
    |or_ln200_11_fu_269_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln200_fu_228_p2         |        or|   0|  0|  64|          64|          64|
    |reuse_select_fu_193_p3     |    select|   0|  0|  64|           1|          64|
    |sext_ln191_cast_fu_107_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln200_32_fu_224_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln200_33_fu_241_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln200_34_fu_263_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln200_fu_219_p2        |       xor|   0|  0|  64|          64|          64|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 727|         621|         685|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |borrow_reg_96            |   9|          2|    1|          2|
    |i_233_fu_60              |   9|          2|    4|          8|
    |reuse_addr_reg_fu_52     |   9|          2|   31|         62|
    |reuse_reg_fu_56          |   9|          2|   64|        128|
    |tt3_address0_local       |  14|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  91|         20|  108|        221|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_323                  |   1|   0|    1|          0|
    |and_ln200_reg_338                 |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |borrow_reg_96                     |   1|   0|    1|          0|
    |i_233_fu_60                       |   4|   0|    4|          0|
    |i_reg_309                         |   4|   0|    4|          0|
    |icmp_ln199_reg_314                |   1|   0|    1|          0|
    |icmp_ln199_reg_314_pp0_iter1_reg  |   1|   0|    1|          0|
    |reuse_addr_reg_fu_52              |  31|   0|   32|          1|
    |reuse_reg_fu_56                   |  64|   0|   64|          0|
    |reuse_select_reg_344              |  64|   0|   64|          0|
    |sext_ln191_cast_reg_304           |  64|   0|   64|          0|
    |tempReg_reg_349                   |  64|   0|   64|          0|
    |tt3_addr_reg_318                  |   3|   0|    4|          1|
    |tt3_addr_reg_318_pp0_iter1_reg    |   3|   0|    4|          1|
    |tt3_load_reg_333                  |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 440|   0|  443|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1|  return value|
|tt3_address0  |  out|    4|   ap_memory|                                           tt3|         array|
|tt3_ce0       |  out|    1|   ap_memory|                                           tt3|         array|
|tt3_we0       |  out|    1|   ap_memory|                                           tt3|         array|
|tt3_d0        |  out|   64|   ap_memory|                                           tt3|         array|
|tt3_q0        |   in|   64|   ap_memory|                                           tt3|         array|
|sext_ln191    |   in|    1|     ap_none|                                    sext_ln191|        scalar|
+--------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_233 = alloca i32 1" [src/fpx.c:192]   --->   Operation 9 'alloca' 'i_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln191_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln191"   --->   Operation 10 'read' 'sext_ln191_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%sext_ln191_cast = select i1 %sext_ln191_read, i64 18446744073709551615, i64 0"   --->   Operation 11 'select' 'sext_ln191_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln192 = store i4 0, i4 %i_233" [src/fpx.c:192]   --->   Operation 12 'store' 'store_ln192' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %reuse_addr_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i4 %i_233" [src/fpx.c:200]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%icmp_ln199 = icmp_eq  i4 %i, i4 8" [src/fpx.c:199]   --->   Operation 17 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %for.inc.split, void %for.end.exitStub" [src/fpx.c:199]   --->   Operation 18 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i4 %i" [src/fpx.c:200]   --->   Operation 19 'trunc' 'trunc_ln200' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i3 %trunc_ln200" [src/fpx.c:200]   --->   Operation 20 'zext' 'zext_ln200' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln200_33_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln200" [src/fpx.c:200]   --->   Operation 21 'bitconcatenate' 'zext_ln200_33_cast' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i4 %zext_ln200_33_cast" [src/fpx.c:200]   --->   Operation 22 'zext' 'zext_ln200_28' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tt3_addr = getelementptr i64 %tt3, i32 0, i32 %zext_ln200_28" [src/fpx.c:200]   --->   Operation 23 'getelementptr' 'tt3_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i32 %reuse_addr_reg"   --->   Operation 24 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%tt3_load = load i4 %tt3_addr" [src/fpx.c:200]   --->   Operation 25 'load' 'tt3_load' <Predicate = (!icmp_ln199)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln200_28" [src/fpx.c:200]   --->   Operation 26 'icmp' 'addr_cmp' <Predicate = (!icmp_ln199)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p503_1_addr = getelementptr i64 %p503_1, i32 0, i32 %zext_ln200" [src/fpx.c:200]   --->   Operation 27 'getelementptr' 'p503_1_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%p503_1_load = load i3 %p503_1_addr" [src/fpx.c:200]   --->   Operation 28 'load' 'p503_1_load' <Predicate = (!icmp_ln199)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln200 = store i32 %zext_ln200_28, i32 %reuse_addr_reg" [src/fpx.c:200]   --->   Operation 29 'store' 'store_ln200' <Predicate = (!icmp_ln199)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln199 = add i4 %i, i4 1" [src/fpx.c:199]   --->   Operation 30 'add' 'add_ln199' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] ( I:3.25ns O:3.25ns )   --->   "%tt3_load = load i4 %tt3_addr" [src/fpx.c:200]   --->   Operation 31 'load' 'tt3_load' <Predicate = (!icmp_ln199)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503_1_load = load i3 %p503_1_addr" [src/fpx.c:200]   --->   Operation 32 'load' 'p503_1_load' <Predicate = (!icmp_ln199)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_3 : Operation 33 [1/1] (0.99ns)   --->   "%and_ln200 = and i64 %p503_1_load, i64 %sext_ln191_cast" [src/fpx.c:200]   --->   Operation 33 'and' 'and_ln200' <Predicate = (!icmp_ln199)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln192 = store i4 %add_ln199, i4 %i_233" [src/fpx.c:192]   --->   Operation 34 'store' 'store_ln192' <Predicate = (!icmp_ln199)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.split" [src/fpx.c:199]   --->   Operation 35 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 36 'load' 'reuse_reg_load' <Predicate = (!icmp_ln199 & addr_cmp)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.48ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %tt3_load" [src/fpx.c:200]   --->   Operation 37 'select' 'reuse_select' <Predicate = (!icmp_ln199)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i1 %borrow" [src/fpx.c:200]   --->   Operation 38 'zext' 'zext_ln200_29' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (3.52ns)   --->   "%tempReg = add i64 %reuse_select, i64 %zext_ln200_29" [src/fpx.c:200]   --->   Operation 39 'add' 'tempReg' <Predicate = (!icmp_ln199)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln199)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:192]   --->   Operation 40 'specpipeline' 'specpipeline_ln192' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/fpx.c:192]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/fpx.c:199]   --->   Operation 42 'specloopname' 'specloopname_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (3.52ns)   --->   "%add_ln200 = add i64 %and_ln200, i64 %tempReg" [src/fpx.c:200]   --->   Operation 43 'add' 'add_ln200' <Predicate = (!icmp_ln199)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln200 = store i64 %add_ln200, i4 %tt3_addr" [src/fpx.c:200]   --->   Operation 44 'store' 'store_ln200' <Predicate = (!icmp_ln199)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln200 = store i64 %add_ln200, i64 %reuse_reg" [src/fpx.c:200]   --->   Operation 45 'store' 'store_ln200' <Predicate = (!icmp_ln199)> <Delay = 1.58>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln200_34)   --->   "%xor_ln200 = xor i64 %add_ln200, i64 %tempReg" [src/fpx.c:200]   --->   Operation 46 'xor' 'xor_ln200' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln200_34)   --->   "%xor_ln200_32 = xor i64 %and_ln200, i64 %tempReg" [src/fpx.c:200]   --->   Operation 47 'xor' 'xor_ln200_32' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln200_34)   --->   "%or_ln200 = or i64 %xor_ln200, i64 %xor_ln200_32" [src/fpx.c:200]   --->   Operation 48 'or' 'or_ln200' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:200]   --->   Operation 49 'bitselect' 'bit_sel4' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%xor_ln200_33 = xor i1 %bit_sel4, i1 1" [src/fpx.c:200]   --->   Operation 50 'xor' 'xor_ln200_33' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%trunc_ln200_16 = trunc i64 %tempReg" [src/fpx.c:200]   --->   Operation 51 'trunc' 'trunc_ln200_16' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%xor_ln200_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln200_33, i63 %trunc_ln200_16" [src/fpx.c:200]   --->   Operation 52 'bitconcatenate' 'xor_ln200_s' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln200_11)   --->   "%and_ln200_11 = and i64 %reuse_select, i64 %xor_ln200_s" [src/fpx.c:200]   --->   Operation 53 'and' 'and_ln200_11' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln200_34 = xor i64 %or_ln200, i64 %add_ln200" [src/fpx.c:200]   --->   Operation 54 'xor' 'xor_ln200_34' <Predicate = (!icmp_ln199)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln200_11 = or i64 %xor_ln200_34, i64 %and_ln200_11" [src/fpx.c:200]   --->   Operation 55 'or' 'or_ln200_11' <Predicate = (!icmp_ln199)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln200_11, i32 63" [src/fpx.c:199]   --->   Operation 56 'bitselect' 'tmp' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln199 = br void %for.inc" [src/fpx.c:199]   --->   Operation 57 'br' 'br_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tt3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sext_ln191]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg          (alloca           ) [ 011000]
reuse_reg               (alloca           ) [ 011111]
i_233                   (alloca           ) [ 011100]
sext_ln191_read         (read             ) [ 000000]
sext_ln191_cast         (select           ) [ 011100]
store_ln192             (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 011111]
i                       (load             ) [ 010100]
icmp_ln199              (icmp             ) [ 011111]
br_ln199                (br               ) [ 000000]
trunc_ln200             (trunc            ) [ 000000]
zext_ln200              (zext             ) [ 000000]
zext_ln200_33_cast      (bitconcatenate   ) [ 000000]
zext_ln200_28           (zext             ) [ 000000]
tt3_addr                (getelementptr    ) [ 011111]
reuse_addr_reg_load     (load             ) [ 000000]
addr_cmp                (icmp             ) [ 011110]
p503_1_addr             (getelementptr    ) [ 010100]
store_ln200             (store            ) [ 000000]
add_ln199               (add              ) [ 000000]
tt3_load                (load             ) [ 001010]
p503_1_load             (load             ) [ 000000]
and_ln200               (and              ) [ 011011]
store_ln192             (store            ) [ 000000]
borrow                  (phi              ) [ 011110]
reuse_reg_load          (load             ) [ 000000]
reuse_select            (select           ) [ 010001]
zext_ln200_29           (zext             ) [ 000000]
tempReg                 (add              ) [ 010001]
specpipeline_ln192      (specpipeline     ) [ 000000]
speclooptripcount_ln192 (speclooptripcount) [ 000000]
specloopname_ln199      (specloopname     ) [ 000000]
add_ln200               (add              ) [ 000000]
store_ln200             (store            ) [ 000000]
store_ln200             (store            ) [ 000000]
xor_ln200               (xor              ) [ 000000]
xor_ln200_32            (xor              ) [ 000000]
or_ln200                (or               ) [ 000000]
bit_sel4                (bitselect        ) [ 000000]
xor_ln200_33            (xor              ) [ 000000]
trunc_ln200_16          (trunc            ) [ 000000]
xor_ln200_s             (bitconcatenate   ) [ 000000]
and_ln200_11            (and              ) [ 000000]
xor_ln200_34            (xor              ) [ 000000]
or_ln200_11             (or               ) [ 000000]
tmp                     (bitselect        ) [ 011011]
br_ln199                (br               ) [ 011011]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tt3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln191">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p503_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_addr_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="reuse_reg_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_233_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_233/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln191_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln191_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tt3_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt3_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tt3_load/2 store_ln200/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p503_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503_1_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503_1_load/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="borrow_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="3"/>
<pin id="98" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="borrow_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="3"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln191_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="64" slack="0"/>
<pin id="111" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln191_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln192_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="1"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln199_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln200_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln200_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln200_33_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln200_33_cast/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln200_28_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200_28/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="reuse_addr_reg_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="addr_cmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln200_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln199_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="and_ln200_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="2"/>
<pin id="183" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln200/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln192_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="2"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="reuse_reg_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="3"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="reuse_select_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="2"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="64" slack="1"/>
<pin id="197" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln200_29_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200_29/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tempReg_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln200_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="2"/>
<pin id="211" dir="0" index="1" bw="64" slack="1"/>
<pin id="212" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln200_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="4"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln200_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="1"/>
<pin id="222" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln200/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln200_32_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="2"/>
<pin id="226" dir="0" index="1" bw="64" slack="1"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln200_32/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln200_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln200/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bit_sel4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="1"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln200_33_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln200_33/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln200_16_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200_16/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln200_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="63" slack="0"/>
<pin id="254" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln200_s/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln200_11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln200_11/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln200_34_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln200_34/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="or_ln200_11_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln200_11/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="283" class="1005" name="reuse_addr_reg_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="290" class="1005" name="reuse_reg_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_233_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_233 "/>
</bind>
</comp>

<comp id="304" class="1005" name="sext_ln191_cast_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="2"/>
<pin id="306" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln191_cast "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln199_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tt3_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tt3_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="addr_cmp_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="2"/>
<pin id="325" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="328" class="1005" name="p503_1_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503_1_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="tt3_load_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tt3_load "/>
</bind>
</comp>

<comp id="338" class="1005" name="and_ln200_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="2"/>
<pin id="340" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="and_ln200 "/>
</bind>
</comp>

<comp id="344" class="1005" name="reuse_select_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="349" class="1005" name="tempReg_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="64" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="139" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="156" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="90" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="175" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="100" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="193" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="209" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="209" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="232"><net_src comp="219" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="241" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="228" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="209" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="258" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="52" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="293"><net_src comp="56" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="300"><net_src comp="60" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="307"><net_src comp="107" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="312"><net_src comp="130" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="317"><net_src comp="133" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="70" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="326"><net_src comp="164" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="331"><net_src comp="83" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="336"><net_src comp="77" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="341"><net_src comp="180" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="347"><net_src comp="193" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="352"><net_src comp="203" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="361"><net_src comp="275" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tt3 | {5 }
	Port: p503_1 | {}
 - Input state : 
	Port: fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1 : tt3 | {2 3 }
	Port: fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1 : sext_ln191 | {1 }
	Port: fp2mul503_mont.133_Pipeline_VITIS_LOOP_199_1 : p503_1 | {2 3 }
  - Chain level:
	State 1
		store_ln192 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln199 : 1
		br_ln199 : 2
		trunc_ln200 : 1
		zext_ln200 : 2
		zext_ln200_33_cast : 2
		zext_ln200_28 : 3
		tt3_addr : 4
		tt3_load : 5
		addr_cmp : 4
		p503_1_addr : 3
		p503_1_load : 4
		store_ln200 : 4
	State 3
		and_ln200 : 1
		store_ln192 : 1
	State 4
		reuse_select : 1
		zext_ln200_29 : 1
		tempReg : 2
	State 5
		store_ln200 : 1
		store_ln200 : 1
		xor_ln200 : 1
		or_ln200 : 1
		xor_ln200_33 : 1
		xor_ln200_s : 1
		and_ln200_11 : 2
		xor_ln200_34 : 1
		or_ln200_11 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      xor_ln200_fu_219      |    0    |    64   |
|    xor   |     xor_ln200_32_fu_224    |    0    |    64   |
|          |     xor_ln200_33_fu_241    |    0    |    2    |
|          |     xor_ln200_34_fu_263    |    0    |    64   |
|----------|----------------------------|---------|---------|
|          |      add_ln199_fu_175      |    0    |    13   |
|    add   |       tempReg_fu_203       |    0    |    71   |
|          |      add_ln200_fu_209      |    0    |    71   |
|----------|----------------------------|---------|---------|
|  select  |   sext_ln191_cast_fu_107   |    0    |    64   |
|          |     reuse_select_fu_193    |    0    |    64   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln200_fu_180      |    0    |    64   |
|          |     and_ln200_11_fu_258    |    0    |    64   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln200_fu_228      |    0    |    64   |
|          |     or_ln200_11_fu_269     |    0    |    64   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln199_fu_133     |    0    |    13   |
|          |       addr_cmp_fu_164      |    0    |    39   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln191_read_read_fu_64 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln200_fu_139     |    0    |    0    |
|          |    trunc_ln200_16_fu_247   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln200_fu_143     |    0    |    0    |
|   zext   |    zext_ln200_28_fu_156    |    0    |    0    |
|          |    zext_ln200_29_fu_199    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|  zext_ln200_33_cast_fu_148 |    0    |    0    |
|          |     xor_ln200_s_fu_250     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|       bit_sel4_fu_234      |    0    |    0    |
|          |         tmp_fu_275         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   785   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    addr_cmp_reg_323   |    1   |
|   and_ln200_reg_338   |   64   |
|     borrow_reg_96     |    1   |
|     i_233_reg_297     |    4   |
|       i_reg_309       |    4   |
|   icmp_ln199_reg_314  |    1   |
|  p503_1_addr_reg_328  |    3   |
| reuse_addr_reg_reg_283|   32   |
|   reuse_reg_reg_290   |   64   |
|  reuse_select_reg_344 |   64   |
|sext_ln191_cast_reg_304|   64   |
|    tempReg_reg_349    |   64   |
|      tmp_reg_358      |    1   |
|    tt3_addr_reg_318   |    4   |
|    tt3_load_reg_333   |   64   |
+-----------------------+--------+
|         Total         |   435  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_90 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   785  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   435  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   435  |   803  |
+-----------+--------+--------+--------+
