// Seed: 185771482
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wor   id_4,
    input  wor   id_5
    , id_9,
    output uwire id_6,
    output tri1  id_7
);
  wire id_10;
  assign id_0 = id_9;
  supply1 id_11;
  if (id_2) assign id_6 = id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri id_4
);
  reg id_6;
  module_0(
      id_2, id_2, id_0, id_1, id_0, id_1, id_3, id_3
  );
  always @(posedge id_4) id_6 <= #id_1 id_1 < 1;
  wire id_7;
endmodule
