

================================================================
== Vitis HLS Report for 'merge_arrays'
================================================================
* Date:           Tue Apr  4 19:45:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.930 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merge_arrays  |        6|        6|         2|          1|          1|     6|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     574|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        0|     -|        4|       5|    -|
|Multiplexer          |        -|     -|        -|     169|    -|
|Register             |        -|     -|      204|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      208|     748|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U613  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inIdx_U  |merge_arrays_inIdx_ROM_AUTO_1R  |        0|  4|   5|    0|     6|    3|     1|           18|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                |        0|  4|   5|    0|     6|    3|     1|           18|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_218_p2      |         +|   0|  0|  10|           3|           1|
    |f1_fu_360_p2            |         +|   0|  0|  39|          32|           1|
    |f2_fu_354_p2            |         +|   0|  0|  39|          32|           1|
    |i2_9_fu_390_p2          |         +|   0|  0|  39|          32|           2|
    |i3_fu_396_p2            |         +|   0|  0|  39|          32|           2|
    |and_ln21_5_fu_336_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln21_6_fu_342_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln21_fu_348_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_384_p2      |       and|   0|  0|   2|           1|           1|
    |ap_condition_148        |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_212_p2     |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln19_fu_233_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln21_10_fu_306_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln21_11_fu_318_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln21_12_fu_324_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln21_9_fu_300_p2   |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln21_fu_259_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln33_3_fu_378_p2   |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln33_fu_372_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln38_fu_402_p2     |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln40_fu_416_p2     |      icmp|   0|  0|  20|          32|           3|
    |ap_condition_143        |        or|   0|  0|   2|           1|           1|
    |or_ln21_3_fu_330_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln21_fu_312_p2       |        or|   0|  0|   2|           1|           1|
    |f1_13_fu_430_p3         |    select|   0|  0|  32|           1|          32|
    |f2_13_fu_438_p3         |    select|   0|  0|  32|           1|          32|
    |i2_11_fu_446_p3         |    select|   0|  0|  32|           1|          32|
    |i2_12_fu_408_p3         |    select|   0|  0|  32|           1|          32|
    |i3_5_fu_422_p3          |    select|   0|  0|  32|           1|          32|
    |i3_6_fu_454_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 574|         467|         352|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_f1_1_phi_fu_157_p4  |  14|          3|   32|         96|
    |ap_phi_mux_f2_1_phi_fu_166_p4  |  14|          3|   32|         96|
    |ap_sig_allocacmp_f1_11_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_f1_12         |   9|          2|   32|         64|
    |ap_sig_allocacmp_f2_11         |   9|          2|   32|         64|
    |f1_01_fu_58                    |   9|          2|   32|         64|
    |f1_11_fu_50                    |   9|          2|   32|         64|
    |f2_02_fu_62                    |   9|          2|   32|         64|
    |i2_fu_46                       |   9|          2|   32|         64|
    |i_fu_54                        |   9|          2|    3|          6|
    |idxOut_d0                      |  14|          3|    3|          9|
    |out_r_address0                 |  14|          3|    3|          9|
    |out_r_d0                       |  14|          3|   64|        192|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 169|         37|  364|        862|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |f1_01_fu_58              |  32|   0|   32|          0|
    |f1_11_fu_50              |  32|   0|   32|          0|
    |f1_12_reg_524            |  32|   0|   32|          0|
    |f2_02_fu_62              |  32|   0|   32|          0|
    |f2_11_reg_531            |  32|   0|   32|          0|
    |i2_fu_46                 |  32|   0|   32|          0|
    |i_14_reg_519             |   3|   0|    3|          0|
    |i_fu_54                  |   3|   0|    3|          0|
    |icmp_ln14_reg_537        |   1|   0|    1|          0|
    |icmp_ln19_reg_551        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 204|   0|  204|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  merge_arrays|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  merge_arrays|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  merge_arrays|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  merge_arrays|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  merge_arrays|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  merge_arrays|  return value|
|in_r_address0    |  out|    3|   ap_memory|          in_r|         array|
|in_r_ce0         |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0          |   in|   64|   ap_memory|          in_r|         array|
|in_r_address1    |  out|    3|   ap_memory|          in_r|         array|
|in_r_ce1         |  out|    1|   ap_memory|          in_r|         array|
|in_r_q1          |   in|   64|   ap_memory|          in_r|         array|
|out_r_address0   |  out|    3|   ap_memory|         out_r|         array|
|out_r_ce0        |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0        |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0         |  out|   64|   ap_memory|         out_r|         array|
|idxOut_address0  |  out|    4|   ap_memory|        idxOut|         array|
|idxOut_ce0       |  out|    1|   ap_memory|        idxOut|         array|
|idxOut_we0       |  out|    1|   ap_memory|        idxOut|         array|
|idxOut_d0        |  out|    3|   ap_memory|        idxOut|         array|
+-----------------+-----+-----+------------+--------------+--------------+

