INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:51:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 fork19/control/generateBlocks[2].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/ldq_addr_5_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 1.319ns (18.232%)  route 5.915ns (81.768%))
  Logic Levels:           12  (CARRY4=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3643, unset)         0.508     0.508    fork19/control/generateBlocks[2].regblock/clk
    SLICE_X45Y70         FDSE                                         r  fork19/control/generateBlocks[2].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDSE (Prop_fdse_C_Q)         0.216     0.724 r  fork19/control/generateBlocks[2].regblock/transmitValue_reg/Q
                         net (fo=10, routed)          0.603     1.327    buffer16/control/transmitValue_6
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.043     1.370 f  buffer16/control/dataReg[0]_i_5/O
                         net (fo=2, routed)           0.606     1.976    buffer17/control/dataReg_reg[0]_2
    SLICE_X42Y68         LUT6 (Prop_lut6_I3_O)        0.043     2.019 f  buffer17/control/dataReg[0]_i_3__9/O
                         net (fo=9, routed)           0.914     2.933    control_merge5/tehb/control/dataReg_reg[0]_1
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.043     2.976 f  control_merge5/tehb/control/fullReg_i_2__14/O
                         net (fo=15, routed)          0.237     3.213    control_merge6/tehb/control/dataReg_reg[0]_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I1_O)        0.043     3.256 r  control_merge6/tehb/control/fullReg_i_8__5/O
                         net (fo=12, routed)          0.270     3.526    control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_reg_12
    SLICE_X26Y41         LUT6 (Prop_lut6_I2_O)        0.043     3.569 f  control_merge6/fork_valid/generateBlocks[1].regblock/fullReg_i_4__13/O
                         net (fo=15, routed)          0.310     3.879    control_merge7/fork_valid/generateBlocks[1].regblock/dataReg_reg[4]
    SLICE_X23Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.922 f  control_merge7/fork_valid/generateBlocks[1].regblock/D_loadEn_INST_0_i_3/O
                         net (fo=27, routed)          0.330     4.252    control_merge7/fork_valid/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X21Y39         LUT5 (Prop_lut5_I0_O)        0.053     4.305 r  control_merge7/fork_valid/generateBlocks[1].regblock/fullReg_i_6__2/O
                         net (fo=25, routed)          0.960     5.265    lsq4/handshake_lsq_lsq4_core/load5_addrOut_valid
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.142     5.407 r  lsq4/handshake_lsq_lsq4_core/ldq_addr_1_q[6]_i_4/O
                         net (fo=4, routed)           0.395     5.802    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_lda_dispatcher/entry_port_options_1_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I0_O)        0.131     5.933 r  lsq4/handshake_lsq_lsq4_core/ldq_addr_0_q[6]_i_15__0/O
                         net (fo=1, routed)           0.000     5.933    lsq4/handshake_lsq_lsq4_core/ldq_addr_0_q[6]_i_15__0_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.179 r  lsq4/handshake_lsq_lsq4_core/ldq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.179    lsq4/handshake_lsq_lsq4_core/ldq_addr_0_q_reg[6]_i_4_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.331 f  lsq4/handshake_lsq_lsq4_core/ldq_addr_7_q_reg[6]_i_4__0/O[1]
                         net (fo=2, routed)           0.419     6.750    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_lda_dispatcher/TEMP_11_double_out_01[5]
    SLICE_X51Y38         LUT6 (Prop_lut6_I1_O)        0.121     6.871 r  lsq4/handshake_lsq_lsq4_core/ldq_addr_5_q[6]_i_1__0/O
                         net (fo=7, routed)           0.871     7.742    lsq4/handshake_lsq_lsq4_core/ldq_addr_wen_5
    SLICE_X26Y30         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/ldq_addr_5_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=3643, unset)         0.483    10.183    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X26Y30         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/ldq_addr_5_q_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X26Y30         FDRE (Setup_fdre_C_CE)      -0.194     9.953    lsq4/handshake_lsq_lsq4_core/ldq_addr_5_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  2.211    




