Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 24 22:04:29 2024
| Host         : Yeshvanth-Workstation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARM_MCU_wrapper_timing_summary_routed.rpt -pb ARM_MCU_wrapper_timing_summary_routed.pb -rpx ARM_MCU_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ARM_MCU_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3409 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.761   -78385.734                   8354                 9237        0.051        0.000                      0                 9237        3.000        0.000                       0                  3792  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
SWCLKTCK                          {0.000 25.000}       50.000          20.000          
sys_clk_pin                       {0.000 41.667}       83.333          12.000          
  clk_out1_ARM_MCU_clk_wiz_0_0_1  {0.000 83.333}       166.666         6.000           
  clkfbout_ARM_MCU_clk_wiz_0_0_1  {0.000 41.666}       83.333          12.000          
sys_clock                         {0.000 5.000}        10.000          100.000         
  clk_out1_ARM_MCU_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_ARM_MCU_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SWCLKTCK                               22.225        0.000                      0                  691        0.117        0.000                      0                  691       24.500        0.000                       0                   377  
sys_clk_pin                                                                                                                                                                        16.667        0.000                       0                     1  
  clk_out1_ARM_MCU_clk_wiz_0_0_1      146.905        0.000                      0                 6837        0.135        0.000                      0                 6837       46.694        0.000                       0                  3411  
  clkfbout_ARM_MCU_clk_wiz_0_0_1                                                                                                                                                   16.667        0.000                       0                     3  
sys_clock                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_ARM_MCU_clk_wiz_0_0          0.237        0.000                      0                 6837        0.135        0.000                      0                 6837        9.020        0.000                       0                  3411  
  clkfbout_ARM_MCU_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_ARM_MCU_clk_wiz_0_0_1  SWCLKTCK                            -10.671    -1217.979                    174                  174        0.133        0.000                      0                  174  
clk_out1_ARM_MCU_clk_wiz_0_0    SWCLKTCK                             -0.675       -0.675                      1                  174        0.131        0.000                      0                  174  
SWCLKTCK                        clk_out1_ARM_MCU_clk_wiz_0_0_1       -2.411      -50.949                     56                  233        2.988        0.000                      0                  233  
clk_out1_ARM_MCU_clk_wiz_0_0    clk_out1_ARM_MCU_clk_wiz_0_0_1      -13.174   -33995.969                   4438                 6837        0.051        0.000                      0                 6837  
SWCLKTCK                        clk_out1_ARM_MCU_clk_wiz_0_0         -8.882    -1123.483                    230                  233        2.986        0.000                      0                  233  
clk_out1_ARM_MCU_clk_wiz_0_0_1  clk_out1_ARM_MCU_clk_wiz_0_0        -19.761   -71715.859                   6837                 6837        0.051        0.000                      0                 6837  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               SWCLKTCK                        SWCLKTCK                             21.906        0.000                      0                  330        0.804        0.000                      0                  330  
**async_default**               clk_out1_ARM_MCU_clk_wiz_0_0    SWCLKTCK                              5.128        0.000                      0                    2        1.275        0.000                      0                    2  
**async_default**               clk_out1_ARM_MCU_clk_wiz_0_0_1  SWCLKTCK                             -4.868       -9.736                      2                    2        1.277        0.000                      0                    2  
**async_default**               clk_out1_ARM_MCU_clk_wiz_0_0    clk_out1_ARM_MCU_clk_wiz_0_0         14.383        0.000                      0                 1341        0.465        0.000                      0                 1341  
**async_default**               clk_out1_ARM_MCU_clk_wiz_0_0_1  clk_out1_ARM_MCU_clk_wiz_0_0         -5.615    -5436.862                   1341                 1341        0.382        0.000                      0                 1341  
**async_default**               clk_out1_ARM_MCU_clk_wiz_0_0    clk_out1_ARM_MCU_clk_wiz_0_0_1        0.971        0.000                      0                 1341        0.382        0.000                      0                 1341  
**async_default**               clk_out1_ARM_MCU_clk_wiz_0_0_1  clk_out1_ARM_MCU_clk_wiz_0_0_1      161.051        0.000                      0                 1341        0.465        0.000                      0                 1341  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SWCLKTCK
  To Clock:  SWCLKTCK

Setup :            0  Failing Endpoints,  Worst Slack       22.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.225ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/D
                            (falling edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLKTCK fall@25.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.766ns (28.082%)  route 1.962ns (71.918%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 30.368 - 25.000 ) 
    Source Clock Delay      (SCD):    5.967ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.967    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X56Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDCE (Prop_fdce_C_Q)         0.518     6.485 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/Q
                         net (fo=5, routed)           1.188     7.673    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/data2
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_4/O
                         net (fo=1, routed)           0.773     8.571    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_4_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.695 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_i_1/O
                         net (fo=1, routed)           0.000     8.695    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDODi
    SLICE_X55Y59         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK fall edge)
                                                     25.000    25.000 f  
    C4                                                0.000    25.000 f  TCK (IN)
                         net (fo=0)                   0.000    25.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    26.419 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    28.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.869 f  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.499    30.368    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X55Y59         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.555    30.923    
                         clock uncertainty           -0.035    30.888    
    SLICE_X55Y59         FDCE (Setup_fdce_C_D)        0.032    30.920    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         30.920    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                 22.225    

Slack (MET) :             23.240ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/D
                            (falling edge-triggered cell FDPE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLKTCK fall@25.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.580ns (32.757%)  route 1.191ns (67.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 30.375 - 25.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X57Y59         FDPE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDPE (Prop_fdpe_C_Q)         0.456     6.422 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr_reg[0]/Q
                         net (fo=38, routed)          1.191     7.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGcurr[0]
    SLICE_X62Y59         LUT3 (Prop_lut3_I0_O)        0.124     7.736 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_inv_i_1/O
                         net (fo=1, routed)           0.000     7.736    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_inv_i_1_n_0
    SLICE_X62Y59         FDPE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK fall edge)
                                                     25.000    25.000 f  
    C4                                                0.000    25.000 f  TCK (IN)
                         net (fo=0)                   0.000    25.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    26.419 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    28.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.869 f  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.506    30.375    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X62Y59         FDPE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.555    30.930    
                         clock uncertainty           -0.035    30.895    
    SLICE_X62Y59         FDPE (Setup_fdpe_C_D)        0.082    30.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv
  -------------------------------------------------------------------
                         required time                         30.977    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 23.240    

Slack (MET) :             40.606ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 1.324ns (14.527%)  route 7.790ns (85.473%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 55.378 - 50.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.629     5.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456     6.429 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          1.064     7.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.616 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check[33]_i_4/O
                         net (fo=28, routed)          1.064     8.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.805 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=4, routed)           0.549     9.353    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=4, routed)           0.816    10.294    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.052    11.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.593 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=3, routed)           1.725    13.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.442 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.715    14.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X67Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.281 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.806    15.087    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.509    55.378    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]/C
                         clock pessimism              0.555    55.933    
                         clock uncertainty           -0.035    55.898    
    SLICE_X71Y54         FDCE (Setup_fdce_C_CE)      -0.205    55.693    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         55.693    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 40.606    

Slack (MET) :             40.606ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 1.324ns (14.527%)  route 7.790ns (85.473%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 55.378 - 50.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.629     5.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456     6.429 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          1.064     7.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.616 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check[33]_i_4/O
                         net (fo=28, routed)          1.064     8.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.805 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=4, routed)           0.549     9.353    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=4, routed)           0.816    10.294    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.052    11.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.593 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=3, routed)           1.725    13.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.442 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.715    14.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X67Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.281 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.806    15.087    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.509    55.378    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
                         clock pessimism              0.555    55.933    
                         clock uncertainty           -0.035    55.898    
    SLICE_X71Y54         FDCE (Setup_fdce_C_CE)      -0.205    55.693    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         55.693    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 40.606    

Slack (MET) :             40.606ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 1.324ns (14.527%)  route 7.790ns (85.473%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 55.378 - 50.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.629     5.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456     6.429 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          1.064     7.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.616 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check[33]_i_4/O
                         net (fo=28, routed)          1.064     8.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.805 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=4, routed)           0.549     9.353    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=4, routed)           0.816    10.294    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.052    11.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.593 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=3, routed)           1.725    13.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.442 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.715    14.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X67Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.281 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.806    15.087    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.509    55.378    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                         clock pessimism              0.555    55.933    
                         clock uncertainty           -0.035    55.898    
    SLICE_X71Y54         FDCE (Setup_fdce_C_CE)      -0.205    55.693    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         55.693    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 40.606    

Slack (MET) :             40.694ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.324ns (14.536%)  route 7.785ns (85.464%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 55.461 - 50.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.629     5.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456     6.429 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          1.064     7.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.616 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check[33]_i_4/O
                         net (fo=28, routed)          1.064     8.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.805 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=4, routed)           0.549     9.353    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=4, routed)           0.816    10.294    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.052    11.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.593 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=3, routed)           1.725    13.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.442 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.715    14.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X67Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.281 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800    15.081    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.592    55.461    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]/C
                         clock pessimism              0.555    56.016    
                         clock uncertainty           -0.035    55.981    
    SLICE_X72Y53         FDCE (Setup_fdce_C_CE)      -0.205    55.776    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         55.776    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                 40.694    

Slack (MET) :             40.694ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.324ns (14.536%)  route 7.785ns (85.464%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 55.461 - 50.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.629     5.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456     6.429 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          1.064     7.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.616 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check[33]_i_4/O
                         net (fo=28, routed)          1.064     8.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.805 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=4, routed)           0.549     9.353    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=4, routed)           0.816    10.294    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.052    11.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.593 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=3, routed)           1.725    13.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.442 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.715    14.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X67Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.281 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800    15.081    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.592    55.461    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]/C
                         clock pessimism              0.555    56.016    
                         clock uncertainty           -0.035    55.981    
    SLICE_X72Y53         FDCE (Setup_fdce_C_CE)      -0.205    55.776    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         55.776    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                 40.694    

Slack (MET) :             40.694ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.324ns (14.536%)  route 7.785ns (85.464%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 55.461 - 50.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.629     5.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456     6.429 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          1.064     7.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.616 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check[33]_i_4/O
                         net (fo=28, routed)          1.064     8.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.805 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=4, routed)           0.549     9.353    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=4, routed)           0.816    10.294    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.052    11.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.593 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=3, routed)           1.725    13.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.442 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.715    14.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X67Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.281 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800    15.081    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.592    55.461    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                         clock pessimism              0.555    56.016    
                         clock uncertainty           -0.035    55.981    
    SLICE_X72Y53         FDCE (Setup_fdce_C_CE)      -0.205    55.776    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         55.776    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                 40.694    

Slack (MET) :             40.694ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.324ns (14.536%)  route 7.785ns (85.464%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 55.461 - 50.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.629     5.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456     6.429 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          1.064     7.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.616 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check[33]_i_4/O
                         net (fo=28, routed)          1.064     8.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.805 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=4, routed)           0.549     9.353    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=4, routed)           0.816    10.294    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.052    11.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.593 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=3, routed)           1.725    13.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.442 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.715    14.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X67Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.281 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.800    15.081    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.592    55.461    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                         clock pessimism              0.555    56.016    
                         clock uncertainty           -0.035    55.981    
    SLICE_X72Y53         FDCE (Setup_fdce_C_CE)      -0.205    55.776    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         55.776    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                 40.694    

Slack (MET) :             40.773ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.324ns (14.799%)  route 7.622ns (85.201%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 55.378 - 50.000 ) 
    Source Clock Delay      (SCD):    5.973ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.629     5.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X63Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456     6.429 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[4]/Q
                         net (fo=12, routed)          1.064     7.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg__0[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.616 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_State_cdc_check[33]_i_4/O
                         net (fo=28, routed)          1.064     8.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerAddr_reg[0]_0
    SLICE_X61Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.805 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2/O
                         net (fo=4, routed)           0.549     9.353    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlSel_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3/O
                         net (fo=4, routed)           0.816    10.294    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/StickyErr_i_3_n_0
    SLICE_X59Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6/O
                         net (fo=1, routed)           1.052    11.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_6_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.124    11.593 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_3/O
                         net (fo=3, routed)           1.725    13.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WriteErrD
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    13.442 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ContDetectReg_i_1/O
                         net (fo=23, routed)          0.715    14.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn
    SLICE_X67Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.281 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.638    14.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn
    SLICE_X67Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.509    55.378    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X67Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]/C
                         clock pessimism              0.555    55.933    
                         clock uncertainty           -0.035    55.898    
    SLICE_X67Y54         FDCE (Setup_fdce_C_CE)      -0.205    55.693    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         55.693    
                         arrival time                         -14.919    
  -------------------------------------------------------------------
                         slack                                 40.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X61Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.141     2.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[30]/Q
                         net (fo=2, routed)           0.065     2.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[30]
    SLICE_X60Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.201 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[31]_i_1/O
                         net (fo=1, routed)           0.000     2.201    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[31]_i_1_n_0
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                         clock pessimism             -0.636     1.963    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.121     2.084    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X55Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141     2.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/Q
                         net (fo=4, routed)           0.099     2.190    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[33]
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.045     2.235 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_1/O
                         net (fo=1, routed)           0.000     2.235    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.832     2.598    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X54Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/C
                         clock pessimism             -0.635     1.963    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.120     2.083    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.934%)  route 0.110ns (37.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X59Y54         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[27]/Q
                         net (fo=3, routed)           0.110     2.202    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/in32[26]
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.247 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.247    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[26]_i_1_n_0
    SLICE_X60Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.835     2.601    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X60Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]/C
                         clock pessimism             -0.633     1.968    
    SLICE_X60Y53         FDRE (Hold_fdre_C_D)         0.121     2.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.563     1.951    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X61Y59         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.141     2.092 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[23]/Q
                         net (fo=3, routed)           0.109     2.201    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[23]
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.045     2.246 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[24]_i_1/O
                         net (fo=1, routed)           0.000     2.246    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[24]_i_1_n_0
    SLICE_X60Y59         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.834     2.600    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y59         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]/C
                         clock pessimism             -0.636     1.964    
    SLICE_X60Y59         FDCE (Hold_fdce_C_D)         0.120     2.084    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.560     1.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y64         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDCE (Prop_fdce_C_Q)         0.164     2.112 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[4]/Q
                         net (fo=2, routed)           0.062     2.174    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[4]
    SLICE_X61Y64         LUT2 (Prop_lut2_I1_O)        0.045     2.219 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[5]_i_1/O
                         net (fo=1, routed)           0.000     2.219    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check[5]_i_1_n_0
    SLICE_X61Y64         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.830     2.596    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X61Y64         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[5]/C
                         clock pessimism             -0.635     1.961    
    SLICE_X61Y64         FDCE (Hold_fdce_C_D)         0.091     2.052    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X67Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[16]/Q
                         net (fo=3, routed)           0.113     2.209    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[16]
    SLICE_X65Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.839     2.605    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X65Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[13]/C
                         clock pessimism             -0.634     1.971    
    SLICE_X65Y51         FDCE (Hold_fdce_C_D)         0.070     2.041    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Contdetect_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.427%)  route 0.139ns (49.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X55Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.141     2.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[3]/Q
                         net (fo=5, routed)           0.139     2.229    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/p_1_in
    SLICE_X57Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Contdetect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X57Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Contdetect_reg/C
                         clock pessimism             -0.612     1.987    
    SLICE_X57Y55         FDCE (Hold_fdce_C_D)         0.070     2.057    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Contdetect_reg
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.843%)  route 0.136ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X55Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.141     2.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/Q
                         net (fo=3, routed)           0.136     2.227    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[6]
    SLICE_X57Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X57Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[1]/C
                         clock pessimism             -0.612     1.987    
    SLICE_X57Y53         FDCE (Hold_fdce_C_D)         0.066     2.053    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trnmode_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.369%)  route 0.139ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X55Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDCE (Prop_fdce_C_Q)         0.141     2.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[33]/Q
                         net (fo=4, routed)           0.139     2.230    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[33]
    SLICE_X57Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X57Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg/C
                         clock pessimism             -0.612     1.987    
    SLICE_X57Y55         FDCE (Hold_fdce_C_D)         0.066     2.053    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/iCSYSPWRUPREQ_reg
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X55Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDCE (Prop_fdce_C_Q)         0.141     2.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[28]/Q
                         net (fo=3, routed)           0.132     2.223    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg_n_0_[28]
    SLICE_X55Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X55Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/C
                         clock pessimism             -0.632     1.967    
    SLICE_X55Y52         FDCE (Hold_fdce_C_D)         0.070     2.037    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SWCLKTCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X54Y57   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X54Y57   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X59Y56   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X58Y55   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X58Y55   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X58Y55   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X58Y57   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APabort_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X69Y51   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         50.000      49.000     SLICE_X69Y51   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         25.000      24.500     SLICE_X62Y59   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X74Y53   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X74Y53   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X54Y57   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X54Y57   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X54Y57   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X54Y57   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y57   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APabort_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X69Y51   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X69Y51   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X59Y56   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y55   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y55   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCDBGPWRUPREQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y55   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/RegCSYSPWRUPREQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X59Y53   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APdir_cdc_check_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X56Y53   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X55Y52   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X55Y52   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X55Y52   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         25.000      24.500     SLICE_X58Y55   ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Busreqi_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         41.666      39.666     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         41.666      39.666     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         41.667      39.667     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         41.667      39.667     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack      146.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             146.905ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.587ns  (logic 4.526ns (23.107%)  route 15.061ns (76.893%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 165.320 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.061    17.724    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X73Y39         LUT6 (Prop_lut6_I3_O)        0.124    17.848 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_3/O
                         net (fo=1, routed)           0.889    18.736    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_3_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_1/O
                         net (fo=1, routed)           0.000    18.860    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_1_n_0
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675   165.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/C
                         clock pessimism              0.496   165.816    
                         clock uncertainty           -0.082   165.735    
    SLICE_X71Y39         FDCE (Setup_fdce_C_D)        0.031   165.766    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]
  -------------------------------------------------------------------
                         required time                        165.766    
                         arrival time                         -18.860    
  -------------------------------------------------------------------
                         slack                                146.905    

Slack (MET) :             146.936ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.552ns  (logic 4.526ns (23.148%)  route 15.026ns (76.852%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 165.318 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624    16.498    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124    16.622 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603    17.225    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.349 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.352    18.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X68Y37         LUT6 (Prop_lut6_I3_O)        0.124    18.826 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1/O
                         net (fo=1, routed)           0.000    18.826    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1_n_0
    SLICE_X68Y37         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.673   165.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y37         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/C
                         clock pessimism              0.496   165.814    
                         clock uncertainty           -0.082   165.733    
    SLICE_X68Y37         FDCE (Setup_fdce_C_D)        0.029   165.762    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]
  -------------------------------------------------------------------
                         required time                        165.762    
                         arrival time                         -18.826    
  -------------------------------------------------------------------
                         slack                                146.936    

Slack (MET) :             146.945ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.598ns  (logic 4.526ns (23.095%)  route 15.072ns (76.905%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 165.372 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624    16.498    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124    16.622 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603    17.225    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.349 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.398    18.747    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X72Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[22]_i_1/O
                         net (fo=1, routed)           0.000    18.871    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[22]_i_1_n_0
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.727   165.372    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/C
                         clock pessimism              0.496   165.868    
                         clock uncertainty           -0.082   165.787    
    SLICE_X72Y43         FDCE (Setup_fdce_C_D)        0.029   165.816    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]
  -------------------------------------------------------------------
                         required time                        165.816    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                146.945    

Slack (MET) :             146.990ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.498ns  (logic 4.526ns (23.213%)  route 14.972ns (76.787%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 165.317 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624    16.498    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124    16.622 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603    17.225    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.349 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.298    18.647    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X69Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.771 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[30]_i_1/O
                         net (fo=1, routed)           0.000    18.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[30]_i_1_n_0
    SLICE_X69Y36         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.672   165.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y36         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/C
                         clock pessimism              0.496   165.813    
                         clock uncertainty           -0.082   165.732    
    SLICE_X69Y36         FDCE (Setup_fdce_C_D)        0.029   165.761    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]
  -------------------------------------------------------------------
                         required time                        165.761    
                         arrival time                         -18.771    
  -------------------------------------------------------------------
                         slack                                146.990    

Slack (MET) :             147.001ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.494ns  (logic 4.526ns (23.217%)  route 14.968ns (76.783%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 165.322 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.052    17.715    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X70Y43         LUT6 (Prop_lut6_I3_O)        0.124    17.839 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_3/O
                         net (fo=1, routed)           0.805    18.644    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.768 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_1/O
                         net (fo=1, routed)           0.000    18.768    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[7]
    SLICE_X68Y44         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.677   165.322    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y44         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/C
                         clock pessimism              0.496   165.818    
                         clock uncertainty           -0.082   165.737    
    SLICE_X68Y44         FDCE (Setup_fdce_C_D)        0.032   165.769    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]
  -------------------------------------------------------------------
                         required time                        165.769    
                         arrival time                         -18.768    
  -------------------------------------------------------------------
                         slack                                147.001    

Slack (MET) :             147.020ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.521ns  (logic 4.526ns (23.186%)  route 14.995ns (76.814%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 165.322 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          0.804    17.467    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.591 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4/O
                         net (fo=1, routed)           1.079    18.670    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I4_O)        0.124    18.794 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_1/O
                         net (fo=1, routed)           0.000    18.794    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[6]
    SLICE_X66Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.677   165.322    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X66Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/C
                         clock pessimism              0.496   165.818    
                         clock uncertainty           -0.082   165.737    
    SLICE_X66Y43         FDCE (Setup_fdce_C_D)        0.077   165.814    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]
  -------------------------------------------------------------------
                         required time                        165.814    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                147.020    

Slack (MET) :             147.047ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.448ns  (logic 4.526ns (23.273%)  route 14.922ns (76.727%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 165.321 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.145    17.808    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X72Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.932 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_4/O
                         net (fo=1, routed)           0.665    18.597    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_4_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.721 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_1/O
                         net (fo=1, routed)           0.000    18.721    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[10]
    SLICE_X64Y42         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.676   165.321    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X64Y42         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/C
                         clock pessimism              0.496   165.817    
                         clock uncertainty           -0.082   165.736    
    SLICE_X64Y42         FDCE (Setup_fdce_C_D)        0.032   165.768    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]
  -------------------------------------------------------------------
                         required time                        165.768    
                         arrival time                         -18.721    
  -------------------------------------------------------------------
                         slack                                147.047    

Slack (MET) :             147.067ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.424ns  (logic 4.526ns (23.301%)  route 14.898ns (76.699%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 165.320 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          0.969    17.632    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X74Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.756 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_4/O
                         net (fo=1, routed)           0.817    18.573    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_4_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.697 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_1/O
                         net (fo=1, routed)           0.000    18.697    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[1]
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675   165.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/C
                         clock pessimism              0.496   165.816    
                         clock uncertainty           -0.082   165.735    
    SLICE_X71Y39         FDCE (Setup_fdce_C_D)        0.029   165.764    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]
  -------------------------------------------------------------------
                         required time                        165.764    
                         arrival time                         -18.697    
  -------------------------------------------------------------------
                         slack                                147.067    

Slack (MET) :             147.073ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.231ns  (logic 4.526ns (23.535%)  route 14.705ns (76.465%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 165.368 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.462    15.534    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.124    15.658 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_fault_trk_i_6/O
                         net (fo=3, routed)           0.429    16.087    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_br_pflush_de[0]
    SLICE_X65Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.211 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_buf_wr_ptr[2]_i_3/O
                         net (fo=9, routed)           0.626    16.837    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_clr5__0
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr[5]_i_5/O
                         net (fo=13, routed)          0.409    17.370    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_buf_rd_ptr_we__6
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_de[31]_i_1/O
                         net (fo=32, routed)          1.011    18.505    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_reg_2[0]
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723   165.368    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.496   165.864    
                         clock uncertainty           -0.082   165.783    
    SLICE_X75Y38         FDCE (Setup_fdce_C_CE)      -0.205   165.578    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                        165.578    
                         arrival time                         -18.505    
  -------------------------------------------------------------------
                         slack                                147.073    

Slack (MET) :             147.093ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.221ns  (logic 4.630ns (24.088%)  route 14.591ns (75.912%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 165.306 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.897    14.642    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/instr_ccpass_de
    SLICE_X50Y36         LUT2 (Prop_lut2_I1_O)        0.124    14.766 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[3]_i_19/O
                         net (fo=12, routed)          0.810    15.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state_reg[3]_0
    SLICE_X49Y33         LUT4 (Prop_lut4_I2_O)        0.150    15.726 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_43/O
                         net (fo=1, routed)           0.758    16.484    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_43_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.326    16.810 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_19/O
                         net (fo=1, routed)           0.412    17.222    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rst_pc_valid_ex_reg_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.346 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.307    17.653    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I1_O)        0.124    17.777 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=6, routed)           0.717    18.495    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X48Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.661   165.306    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X48Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/C
                         clock pessimism              0.568   165.874    
                         clock uncertainty           -0.082   165.793    
    SLICE_X48Y25         FDCE (Setup_fdce_C_CE)      -0.205   165.588    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]
  -------------------------------------------------------------------
                         required time                        165.588    
                         arrival time                         -18.495    
  -------------------------------------------------------------------
                         slack                                147.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.933%)  route 0.124ns (43.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.221    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.272    -0.471    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.356    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.999%)  route 0.193ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.193    -0.152    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.272    -0.471    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.288    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.648    -0.516    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X81Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.288    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[23]
    SLICE_X80Y18         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0
    SLICE_X80Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.922    -0.751    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X80Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X80Y18         FDRE (Hold_fdre_C_D)         0.120    -0.383    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.654    -0.510    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X79Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.282    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X78Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X78Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X78Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.247    -0.497    
    SLICE_X78Y9          FDRE (Hold_fdre_C_D)         0.120    -0.377    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.858%)  route 0.135ns (45.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.135    -0.210    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.272    -0.471    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.354    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.718%)  route 0.223ns (61.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.144    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.272    -0.472    
    SLICE_X76Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.289    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.498%)  route 0.094ns (33.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.635    -0.529    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X67Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/Q
                         net (fo=7, routed)           0.094    -0.294    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[7]
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_0[1]
    SLICE_X66Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.911    -0.762    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X66Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X66Y2          FDRE (Hold_fdre_C_D)         0.120    -0.396    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.282%)  route 0.341ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.630    -0.534    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X71Y15         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=1, routed)           0.341    -0.065    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.942    -0.731    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.272    -0.459    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.216    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.691%)  route 0.168ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.200    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.272    -0.472    
    SLICE_X76Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.357    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.873%)  route 0.173ns (55.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y6          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.194    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X80Y6          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X80Y6          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.272    -0.471    
    SLICE_X80Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.354    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ARM_MCU_clk_wiz_0_0_1
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.666
Sources:            { ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         166.666     163.722    RAMB36_X2Y3      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         166.666     163.722    RAMB36_X2Y3      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         166.666     163.722    RAMB36_X2Y8      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         166.666     163.722    RAMB36_X2Y8      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         166.666     163.722    RAMB36_X2Y0      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         166.666     163.722    RAMB36_X2Y0      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         166.666     163.722    RAMB36_X2Y2      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         166.666     163.722    RAMB36_X2Y2      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         166.666     163.722    RAMB36_X1Y1      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         166.666     163.722    RAMB36_X1Y1      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.666     46.694     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         83.333      82.353     SLICE_X76Y3      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         83.333      82.353     SLICE_X76Y11     ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         83.333      82.353     SLICE_X66Y61     ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         83.333      82.353     SLICE_X66Y61     ARM_MCU_i/Reset_and_Clocks/System_Reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X78Y8      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X80Y6      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         83.333      82.353     SLICE_X66Y61     ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         83.333      82.353     SLICE_X66Y61     ARM_MCU_i/Reset_and_Clocks/System_Reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X80Y6      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X80Y6      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X80Y6      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         83.333      82.353     SLICE_X76Y2      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ARM_MCU_clk_wiz_0_0_1
  To Clock:  clkfbout_ARM_MCU_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ARM_MCU_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y17   ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.587ns  (logic 4.526ns (23.107%)  route 15.061ns (76.893%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.061    17.724    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X73Y39         LUT6 (Prop_lut6_I3_O)        0.124    17.848 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_3/O
                         net (fo=1, routed)           0.889    18.736    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_3_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_1/O
                         net (fo=1, routed)           0.000    18.860    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_1_n_0
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675    18.654    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/C
                         clock pessimism              0.496    19.150    
                         clock uncertainty           -0.084    19.067    
    SLICE_X71Y39         FDCE (Setup_fdce_C_D)        0.031    19.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]
  -------------------------------------------------------------------
                         required time                         19.098    
                         arrival time                         -18.860    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.552ns  (logic 4.526ns (23.148%)  route 15.026ns (76.852%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624    16.498    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124    16.622 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603    17.225    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.349 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.352    18.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X68Y37         LUT6 (Prop_lut6_I3_O)        0.124    18.826 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1/O
                         net (fo=1, routed)           0.000    18.826    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1_n_0
    SLICE_X68Y37         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.673    18.652    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y37         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/C
                         clock pessimism              0.496    19.148    
                         clock uncertainty           -0.084    19.065    
    SLICE_X68Y37         FDCE (Setup_fdce_C_D)        0.029    19.094    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                         -18.826    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.598ns  (logic 4.526ns (23.095%)  route 15.072ns (76.905%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 18.706 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624    16.498    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124    16.622 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603    17.225    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.349 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.398    18.747    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X72Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[22]_i_1/O
                         net (fo=1, routed)           0.000    18.871    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[22]_i_1_n_0
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.727    18.706    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/C
                         clock pessimism              0.496    19.202    
                         clock uncertainty           -0.084    19.119    
    SLICE_X72Y43         FDCE (Setup_fdce_C_D)        0.029    19.148    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]
  -------------------------------------------------------------------
                         required time                         19.148    
                         arrival time                         -18.871    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.498ns  (logic 4.526ns (23.213%)  route 14.972ns (76.787%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624    16.498    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124    16.622 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603    17.225    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124    17.349 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.298    18.647    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X69Y36         LUT6 (Prop_lut6_I3_O)        0.124    18.771 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[30]_i_1/O
                         net (fo=1, routed)           0.000    18.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[30]_i_1_n_0
    SLICE_X69Y36         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.672    18.651    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y36         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/C
                         clock pessimism              0.496    19.147    
                         clock uncertainty           -0.084    19.064    
    SLICE_X69Y36         FDCE (Setup_fdce_C_D)        0.029    19.093    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]
  -------------------------------------------------------------------
                         required time                         19.093    
                         arrival time                         -18.771    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.494ns  (logic 4.526ns (23.217%)  route 14.968ns (76.783%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.052    17.715    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X70Y43         LUT6 (Prop_lut6_I3_O)        0.124    17.839 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_3/O
                         net (fo=1, routed)           0.805    18.644    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I1_O)        0.124    18.768 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_1/O
                         net (fo=1, routed)           0.000    18.768    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[7]
    SLICE_X68Y44         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.677    18.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y44         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.084    19.069    
    SLICE_X68Y44         FDCE (Setup_fdce_C_D)        0.032    19.101    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -18.768    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.521ns  (logic 4.526ns (23.186%)  route 14.995ns (76.814%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          0.804    17.467    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.591 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4/O
                         net (fo=1, routed)           1.079    18.670    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I4_O)        0.124    18.794 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_1/O
                         net (fo=1, routed)           0.000    18.794    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[6]
    SLICE_X66Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.677    18.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X66Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/C
                         clock pessimism              0.496    19.152    
                         clock uncertainty           -0.084    19.069    
    SLICE_X66Y43         FDCE (Setup_fdce_C_D)        0.077    19.146    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]
  -------------------------------------------------------------------
                         required time                         19.146    
                         arrival time                         -18.794    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.448ns  (logic 4.526ns (23.273%)  route 14.922ns (76.727%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 18.655 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.145    17.808    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X72Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.932 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_4/O
                         net (fo=1, routed)           0.665    18.597    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_4_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124    18.721 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_1/O
                         net (fo=1, routed)           0.000    18.721    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[10]
    SLICE_X64Y42         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.676    18.655    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X64Y42         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/C
                         clock pessimism              0.496    19.151    
                         clock uncertainty           -0.084    19.068    
    SLICE_X64Y42         FDCE (Setup_fdce_C_D)        0.032    19.100    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]
  -------------------------------------------------------------------
                         required time                         19.100    
                         arrival time                         -18.721    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.424ns  (logic 4.526ns (23.301%)  route 14.898ns (76.699%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679    15.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124    15.874 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665    16.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124    16.663 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          0.969    17.632    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X74Y39         LUT6 (Prop_lut6_I0_O)        0.124    17.756 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_4/O
                         net (fo=1, routed)           0.817    18.573    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_4_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.697 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_1/O
                         net (fo=1, routed)           0.000    18.697    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[1]
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675    18.654    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/C
                         clock pessimism              0.496    19.150    
                         clock uncertainty           -0.084    19.067    
    SLICE_X71Y39         FDCE (Setup_fdce_C_D)        0.029    19.096    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]
  -------------------------------------------------------------------
                         required time                         19.096    
                         arrival time                         -18.697    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.231ns  (logic 4.526ns (23.535%)  route 14.705ns (76.465%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868    14.614    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124    14.738 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210    14.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124    15.072 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.462    15.534    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.124    15.658 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_fault_trk_i_6/O
                         net (fo=3, routed)           0.429    16.087    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_br_pflush_de[0]
    SLICE_X65Y35         LUT2 (Prop_lut2_I0_O)        0.124    16.211 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_buf_wr_ptr[2]_i_3/O
                         net (fo=9, routed)           0.626    16.837    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_clr5__0
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr[5]_i_5/O
                         net (fo=13, routed)          0.409    17.370    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_buf_rd_ptr_we__6
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124    17.494 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_de[31]_i_1/O
                         net (fo=32, routed)          1.011    18.505    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_reg_2[0]
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723    18.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.496    19.198    
                         clock uncertainty           -0.084    19.115    
    SLICE_X75Y38         FDCE (Setup_fdce_C_CE)      -0.205    18.910    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                         -18.505    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.221ns  (logic 4.630ns (24.088%)  route 14.591ns (75.912%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 18.640 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813    -0.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180     0.909    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.033 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227     2.261    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124     2.385 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570     2.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     3.078 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057     4.135    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.259 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812     5.071    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124     5.195 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472     5.667    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877     6.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537     7.329    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     7.453 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438     7.891    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437     8.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.576 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000     8.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.977    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.205    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.433    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.860 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525    10.385    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.691 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319    11.010    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.134 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655    11.789    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634    12.547    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.671 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951    13.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.745 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.897    14.642    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/instr_ccpass_de
    SLICE_X50Y36         LUT2 (Prop_lut2_I1_O)        0.124    14.766 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[3]_i_19/O
                         net (fo=12, routed)          0.810    15.576    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state_reg[3]_0
    SLICE_X49Y33         LUT4 (Prop_lut4_I2_O)        0.150    15.726 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_43/O
                         net (fo=1, routed)           0.758    16.484    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_43_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.326    16.810 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_19/O
                         net (fo=1, routed)           0.412    17.222    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rst_pc_valid_ex_reg_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.346 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.307    17.653    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I1_O)        0.124    17.777 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=6, routed)           0.717    18.495    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X48Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.661    18.640    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X48Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/C
                         clock pessimism              0.568    19.208    
                         clock uncertainty           -0.084    19.125    
    SLICE_X48Y25         FDCE (Setup_fdce_C_CE)      -0.205    18.920    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                         -18.495    
  -------------------------------------------------------------------
                         slack                                  0.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.933%)  route 0.124ns (43.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.221    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.272    -0.471    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.356    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.999%)  route 0.193ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.193    -0.152    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.272    -0.471    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.288    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.648    -0.516    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X81Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.288    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[23]
    SLICE_X80Y18         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0
    SLICE_X80Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.922    -0.751    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X80Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X80Y18         FDRE (Hold_fdre_C_D)         0.120    -0.383    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.654    -0.510    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X79Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.282    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X78Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X78Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X78Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.247    -0.497    
    SLICE_X78Y9          FDRE (Hold_fdre_C_D)         0.120    -0.377    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.858%)  route 0.135ns (45.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.135    -0.210    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.272    -0.471    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.354    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.718%)  route 0.223ns (61.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.144    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.272    -0.472    
    SLICE_X76Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.289    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.498%)  route 0.094ns (33.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.635    -0.529    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X67Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/Q
                         net (fo=7, routed)           0.094    -0.294    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[7]
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_0[1]
    SLICE_X66Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.911    -0.762    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X66Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X66Y2          FDRE (Hold_fdre_C_D)         0.120    -0.396    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.282%)  route 0.341ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.630    -0.534    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X71Y15         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=1, routed)           0.341    -0.065    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.942    -0.731    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.272    -0.459    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.216    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.691%)  route 0.168ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.200    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.272    -0.472    
    SLICE_X76Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.357    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.873%)  route 0.173ns (55.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y6          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.194    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X80Y6          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X80Y6          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.272    -0.471    
    SLICE_X80Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.354    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ARM_MCU_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y8      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y8      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y0      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y0      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1      ARM_MCU_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y2      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y2      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X76Y1      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X78Y10     ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y8      ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X80Y13     ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X80Y13     ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X80Y13     ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X80Y13     ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X80Y13     ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y61     ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y61     ARM_MCU_i/Reset_and_Clocks/System_Reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y16     ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y16     ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X78Y8      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X78Y8      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X76Y4      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X80Y6      ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ARM_MCU_clk_wiz_0_0
  To Clock:  clkfbout_ARM_MCU_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ARM_MCU_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1
  To Clock:  SWCLKTCK

Setup :          174  Failing Endpoints,  Worst Slack      -10.671ns,  Total Violation    -1217.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.671ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        16.727ns  (logic 0.704ns (4.209%)  route 16.023ns (95.791%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 505.379 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 499.174 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.716   499.174    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X72Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDCE (Prop_fdce_C_Q)         0.456   499.630 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/Q
                         net (fo=3, routed)          13.092   512.722    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[17]
    SLICE_X70Y53         LUT6 (Prop_lut6_I1_O)        0.124   512.846 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_2/O
                         net (fo=1, routed)           2.932   515.777    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_2_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I3_O)        0.124   515.901 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_1/O
                         net (fo=1, routed)           0.000   515.901    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_1_n_0
    SLICE_X71Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510   505.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X71Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/C
                         clock pessimism              0.000   505.379    
                         clock uncertainty           -0.180   505.199    
    SLICE_X71Y52         FDCE (Setup_fdce_C_D)        0.031   505.230    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]
  -------------------------------------------------------------------
                         required time                        505.230    
                         arrival time                        -515.901    
  -------------------------------------------------------------------
                         slack                                -10.671    

Slack (VIOLATED) :        -9.823ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        15.877ns  (logic 0.580ns (3.653%)  route 15.297ns (96.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 505.378 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 499.173 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.715   499.173    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X73Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDCE (Prop_fdce_C_Q)         0.456   499.629 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/Q
                         net (fo=5, routed)          15.297   514.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscnt_cdc_check_reg[11][4]
    SLICE_X68Y53         LUT3 (Prop_lut3_I2_O)        0.124   515.050 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check[4]_i_1/O
                         net (fo=1, routed)           0.000   515.050    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD[4]
    SLICE_X68Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.509   505.378    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X68Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/C
                         clock pessimism              0.000   505.378    
                         clock uncertainty           -0.180   505.198    
    SLICE_X68Y53         FDCE (Setup_fdce_C_D)        0.029   505.227    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                        505.227    
                         arrival time                        -515.050    
  -------------------------------------------------------------------
                         slack                                 -9.823    

Slack (VIOLATED) :        -9.756ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        15.892ns  (logic 0.580ns (3.650%)  route 15.312ns (96.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 505.379 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 499.092 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.634   499.092    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X64Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDCE (Prop_fdce_C_Q)         0.456   499.548 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/Q
                         net (fo=3, routed)          15.312   514.860    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[11]
    SLICE_X65Y52         LUT6 (Prop_lut6_I2_O)        0.124   514.984 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[11]_i_1/O
                         net (fo=1, routed)           0.000   514.984    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[11]_i_1_n_0
    SLICE_X65Y52         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510   505.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X65Y52         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/C
                         clock pessimism              0.000   505.379    
                         clock uncertainty           -0.180   505.199    
    SLICE_X65Y52         FDRE (Setup_fdre_C_D)        0.029   505.228    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]
  -------------------------------------------------------------------
                         required time                        505.228    
                         arrival time                        -514.984    
  -------------------------------------------------------------------
                         slack                                 -9.756    

Slack (VIOLATED) :        -9.571ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        15.706ns  (logic 0.642ns (4.087%)  route 15.064ns (95.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 505.379 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 499.092 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.634   499.092    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDCE (Prop_fdce_C_Q)         0.518   499.610 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/Q
                         net (fo=3, routed)          15.064   514.675    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[13]
    SLICE_X71Y51         LUT6 (Prop_lut6_I2_O)        0.124   514.799 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[13]_i_1/O
                         net (fo=1, routed)           0.000   514.799    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[13]_i_1_n_0
    SLICE_X71Y51         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510   505.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y51         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/C
                         clock pessimism              0.000   505.379    
                         clock uncertainty           -0.180   505.199    
    SLICE_X71Y51         FDRE (Setup_fdre_C_D)        0.029   505.228    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]
  -------------------------------------------------------------------
                         required time                        505.228    
                         arrival time                        -514.799    
  -------------------------------------------------------------------
                         slack                                 -9.571    

Slack (VIOLATED) :        -9.568ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        15.757ns  (logic 0.642ns (4.074%)  route 15.115ns (95.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 505.379 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 499.091 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633   499.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X66Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDCE (Prop_fdce_C_Q)         0.518   499.609 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/Q
                         net (fo=3, routed)          15.115   514.724    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[22]
    SLICE_X70Y52         LUT6 (Prop_lut6_I2_O)        0.124   514.848 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[22]_i_1/O
                         net (fo=1, routed)           0.000   514.848    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[22]_i_1_n_0
    SLICE_X70Y52         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510   505.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X70Y52         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/C
                         clock pessimism              0.000   505.379    
                         clock uncertainty           -0.180   505.199    
    SLICE_X70Y52         FDRE (Setup_fdre_C_D)        0.081   505.280    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]
  -------------------------------------------------------------------
                         required time                        505.280    
                         arrival time                        -514.848    
  -------------------------------------------------------------------
                         slack                                 -9.568    

Slack (VIOLATED) :        -9.345ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        15.528ns  (logic 0.715ns (4.605%)  route 14.813ns (95.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 505.375 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 499.091 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633   499.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.419   499.510 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/Q
                         net (fo=3, routed)          14.813   514.323    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[30]
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.296   514.619 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[30]_i_3/O
                         net (fo=1, routed)           0.000   514.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[30]_i_3_n_0
    SLICE_X60Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.506   505.375    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X60Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/C
                         clock pessimism              0.000   505.375    
                         clock uncertainty           -0.180   505.195    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.079   505.274    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]
  -------------------------------------------------------------------
                         required time                        505.274    
                         arrival time                        -514.619    
  -------------------------------------------------------------------
                         slack                                 -9.345    

Slack (VIOLATED) :        -9.189ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        15.375ns  (logic 0.718ns (4.670%)  route 14.657ns (95.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 505.377 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 499.091 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633   499.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X64Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.419   499.510 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[2]/Q
                         net (fo=3, routed)          14.657   514.168    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[2]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.299   514.467 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000   514.467    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[2]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.508   505.377    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X62Y55         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/C
                         clock pessimism              0.000   505.377    
                         clock uncertainty           -0.180   505.197    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)        0.081   505.278    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                        505.278    
                         arrival time                        -514.467    
  -------------------------------------------------------------------
                         slack                                 -9.189    

Slack (VIOLATED) :        -9.112ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        15.295ns  (logic 0.839ns (5.485%)  route 14.456ns (94.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 505.376 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 499.090 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.632   499.090    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.419   499.509 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/Q
                         net (fo=3, routed)          13.108   512.617    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[4]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.296   512.913 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_2/O
                         net (fo=1, routed)           1.348   514.262    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124   514.386 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_1/O
                         net (fo=1, routed)           0.000   514.386    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_1_n_0
    SLICE_X58Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.507   505.376    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X58Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/C
                         clock pessimism              0.000   505.376    
                         clock uncertainty           -0.180   505.196    
    SLICE_X58Y52         FDCE (Setup_fdce_C_D)        0.077   505.273    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]
  -------------------------------------------------------------------
                         required time                        505.273    
                         arrival time                        -514.385    
  -------------------------------------------------------------------
                         slack                                 -9.112    

Slack (VIOLATED) :        -9.098ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        15.234ns  (logic 0.642ns (4.214%)  route 14.592ns (95.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 505.379 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 499.092 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.634   499.092    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDCE (Prop_fdce_C_Q)         0.518   499.610 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/Q
                         net (fo=3, routed)          14.592   514.202    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[10]
    SLICE_X68Y51         LUT6 (Prop_lut6_I0_O)        0.124   514.326 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[10]_i_1/O
                         net (fo=1, routed)           0.000   514.326    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[10]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510   505.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X68Y51         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[10]/C
                         clock pessimism              0.000   505.379    
                         clock uncertainty           -0.180   505.199    
    SLICE_X68Y51         FDRE (Setup_fdre_C_D)        0.029   505.228    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[10]
  -------------------------------------------------------------------
                         required time                        505.228    
                         arrival time                        -514.326    
  -------------------------------------------------------------------
                         slack                                 -9.098    

Slack (VIOLATED) :        -9.075ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        14.946ns  (logic 0.419ns (2.803%)  route 14.527ns (97.197%))
  Logic Levels:           0  
  Clock Path Skew:        6.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 505.375 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 499.091 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633   499.091    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.419   499.510 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/Q
                         net (fo=3, routed)          14.527   514.037    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[30]
    SLICE_X61Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.506   505.375    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[30]/C
                         clock pessimism              0.000   505.375    
                         clock uncertainty           -0.180   505.195    
    SLICE_X61Y53         FDCE (Setup_fdce_C_D)       -0.233   504.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[30]
  -------------------------------------------------------------------
                         required time                        504.962    
                         arrival time                        -514.037    
  -------------------------------------------------------------------
                         slack                                 -9.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 0.567ns (7.029%)  route 7.500ns (92.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        7.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.976ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/Q
                         net (fo=3, routed)           5.217     4.076    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[12]
    SLICE_X67Y52         LUT6 (Prop_lut6_I1_O)        0.100     4.176 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_2/O
                         net (fo=1, routed)           2.282     6.458    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_2_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.100     6.558 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_1/O
                         net (fo=1, routed)           0.000     6.558    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_1_n_0
    SLICE_X67Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.632     5.976    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X67Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/C
                         clock pessimism              0.000     5.976    
                         clock uncertainty            0.180     6.156    
    SLICE_X67Y52         FDCE (Hold_fdce_C_D)         0.269     6.425    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           6.558    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 0.778ns (9.529%)  route 7.387ns (90.471%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        7.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.511    -1.509    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.337    -1.172 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/Q
                         net (fo=3, routed)           3.222     2.050    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[29]
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.241     2.291 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_3/O
                         net (fo=1, routed)           1.324     3.615    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.100     3.715 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_2/O
                         net (fo=1, routed)           2.841     6.556    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_2_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.100     6.656 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_1/O
                         net (fo=1, routed)           0.000     6.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.967    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X54Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/C
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.180     6.147    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.330     6.477    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]
  -------------------------------------------------------------------
                         required time                         -6.477    
                         arrival time                           6.656    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.467ns (5.745%)  route 7.662ns (94.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/Q
                         net (fo=3, routed)           7.662     6.521    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[20]
    SLICE_X67Y53         LUT6 (Prop_lut6_I2_O)        0.100     6.621 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[20]_i_1/O
                         net (fo=1, routed)           0.000     6.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[20]_i_1_n_0
    SLICE_X67Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X67Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[20]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty            0.180     6.155    
    SLICE_X67Y53         FDRE (Hold_fdre_C_D)         0.269     6.424    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.424    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 0.367ns (4.573%)  route 7.658ns (95.427%))
  Logic Levels:           0  
  Clock Path Skew:        7.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/Q
                         net (fo=3, routed)           7.658     6.517    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[20]
    SLICE_X69Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X69Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty            0.180     6.155    
    SLICE_X69Y53         FDCE (Hold_fdce_C_D)         0.161     6.316    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.517    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 0.576ns (6.975%)  route 7.682ns (93.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.337    -1.171 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/Q
                         net (fo=3, routed)           7.682     6.511    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[7]
    SLICE_X62Y53         LUT6 (Prop_lut6_I0_O)        0.239     6.750 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[7]_i_1_n_0
    SLICE_X62Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.630     5.974    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X62Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/C
                         clock pessimism              0.000     5.974    
                         clock uncertainty            0.180     6.154    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.331     6.485    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.485    
                         arrival time                           6.750    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 0.337ns (4.224%)  route 7.642ns (95.776%))
  Logic Levels:           0  
  Clock Path Skew:        7.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.972ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.337    -1.171 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/Q
                         net (fo=3, routed)           7.642     6.471    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[7]
    SLICE_X61Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.628     5.972    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/C
                         clock pessimism              0.000     5.972    
                         clock uncertainty            0.180     6.152    
    SLICE_X61Y53         FDCE (Hold_fdce_C_D)         0.040     6.192    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.192    
                         arrival time                           6.471    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 0.467ns (5.600%)  route 7.872ns (94.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.057ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/Q
                         net (fo=5, routed)           7.872     6.731    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[7]
    SLICE_X72Y53         LUT5 (Prop_lut5_I4_O)        0.100     6.831 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[7]_i_1/O
                         net (fo=1, routed)           0.000     6.831    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[7]
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.713     6.057    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                         clock pessimism              0.000     6.057    
                         clock uncertainty            0.180     6.237    
    SLICE_X72Y53         FDCE (Hold_fdce_C_D)         0.271     6.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.508    
                         arrival time                           6.831    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.518ns (6.202%)  route 7.834ns (93.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDCE (Prop_fdce_C_Q)         0.418    -1.090 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/Q
                         net (fo=5, routed)           7.834     6.744    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[6]
    SLICE_X71Y54         LUT5 (Prop_lut5_I4_O)        0.100     6.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[6]_i_1/O
                         net (fo=1, routed)           0.000     6.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[6]
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty            0.180     6.155    
    SLICE_X71Y54         FDCE (Hold_fdce_C_D)         0.270     6.425    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.567ns (6.716%)  route 7.875ns (93.284%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        7.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.511    -1.509    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.367    -1.142 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/Q
                         net (fo=3, routed)           5.736     4.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[3]
    SLICE_X55Y54         LUT6 (Prop_lut6_I1_O)        0.100     4.694 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_2/O
                         net (fo=1, routed)           2.139     6.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.100     6.933 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_1/O
                         net (fo=1, routed)           0.000     6.933    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_1_n_0
    SLICE_X55Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.967    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X55Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/C
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.180     6.147    
    SLICE_X55Y54         FDCE (Hold_fdce_C_D)         0.270     6.417    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.417    
                         arrival time                           6.933    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 0.467ns (5.423%)  route 8.144ns (94.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/Q
                         net (fo=5, routed)           8.144     7.003    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[0]
    SLICE_X68Y54         LUT5 (Prop_lut5_I2_O)        0.100     7.103 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     7.103    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[0]
    SLICE_X68Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X68Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty            0.180     6.155    
    SLICE_X68Y54         FDCE (Hold_fdce_C_D)         0.270     6.425    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           7.103    
  -------------------------------------------------------------------
                         slack                                  0.678    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0
  To Clock:  SWCLKTCK

Setup :            1  Failing Endpoint ,  Worst Slack       -0.675ns,  Total Violation       -0.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        16.727ns  (logic 0.704ns (4.209%)  route 16.023ns (95.791%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 39.176 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.716    39.176    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X72Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y51         FDCE (Prop_fdce_C_Q)         0.456    39.632 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[17]/Q
                         net (fo=3, routed)          13.092    52.724    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[17]
    SLICE_X70Y53         LUT6 (Prop_lut6_I1_O)        0.124    52.848 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_2/O
                         net (fo=1, routed)           2.932    55.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_2_n_0
    SLICE_X71Y52         LUT6 (Prop_lut6_I3_O)        0.124    55.903 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_1/O
                         net (fo=1, routed)           0.000    55.903    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[20]_i_1_n_0
    SLICE_X71Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X71Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]/C
                         clock pessimism              0.000    55.379    
                         clock uncertainty           -0.182    55.197    
    SLICE_X71Y52         FDCE (Setup_fdce_C_D)        0.031    55.228    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[20]
  -------------------------------------------------------------------
                         required time                         55.228    
                         arrival time                         -55.903    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        15.877ns  (logic 0.580ns (3.653%)  route 15.297ns (96.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 55.378 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.825ns = ( 39.175 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.715    39.175    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X73Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y53         FDCE (Prop_fdce_C_Q)         0.456    39.631 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/Q
                         net (fo=5, routed)          15.297    54.928    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscnt_cdc_check_reg[11][4]
    SLICE_X68Y53         LUT3 (Prop_lut3_I2_O)        0.124    55.052 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check[4]_i_1/O
                         net (fo=1, routed)           0.000    55.052    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD[4]
    SLICE_X68Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.509    55.378    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X68Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]/C
                         clock pessimism              0.000    55.378    
                         clock uncertainty           -0.182    55.196    
    SLICE_X68Y53         FDCE (Setup_fdce_C_D)        0.029    55.225    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                         55.225    
                         arrival time                         -55.052    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        15.892ns  (logic 0.580ns (3.650%)  route 15.312ns (96.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 39.094 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.634    39.094    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X64Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDCE (Prop_fdce_C_Q)         0.456    39.550 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[11]/Q
                         net (fo=3, routed)          15.312    54.862    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[11]
    SLICE_X65Y52         LUT6 (Prop_lut6_I2_O)        0.124    54.986 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[11]_i_1/O
                         net (fo=1, routed)           0.000    54.986    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[11]_i_1_n_0
    SLICE_X65Y52         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X65Y52         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]/C
                         clock pessimism              0.000    55.379    
                         clock uncertainty           -0.182    55.197    
    SLICE_X65Y52         FDRE (Setup_fdre_C_D)        0.029    55.226    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[11]
  -------------------------------------------------------------------
                         required time                         55.226    
                         arrival time                         -54.986    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        15.706ns  (logic 0.642ns (4.087%)  route 15.064ns (95.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 39.094 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.634    39.094    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDCE (Prop_fdce_C_Q)         0.518    39.612 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[13]/Q
                         net (fo=3, routed)          15.064    54.677    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[13]
    SLICE_X71Y51         LUT6 (Prop_lut6_I2_O)        0.124    54.801 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[13]_i_1/O
                         net (fo=1, routed)           0.000    54.801    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[13]_i_1_n_0
    SLICE_X71Y51         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y51         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]/C
                         clock pessimism              0.000    55.379    
                         clock uncertainty           -0.182    55.197    
    SLICE_X71Y51         FDRE (Setup_fdre_C_D)        0.029    55.226    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[13]
  -------------------------------------------------------------------
                         required time                         55.226    
                         arrival time                         -54.801    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        15.757ns  (logic 0.642ns (4.074%)  route 15.115ns (95.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 39.093 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633    39.093    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X66Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDCE (Prop_fdce_C_Q)         0.518    39.611 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[22]/Q
                         net (fo=3, routed)          15.115    54.726    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[22]
    SLICE_X70Y52         LUT6 (Prop_lut6_I2_O)        0.124    54.850 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[22]_i_1/O
                         net (fo=1, routed)           0.000    54.850    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[22]_i_1_n_0
    SLICE_X70Y52         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X70Y52         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]/C
                         clock pessimism              0.000    55.379    
                         clock uncertainty           -0.182    55.197    
    SLICE_X70Y52         FDRE (Setup_fdre_C_D)        0.081    55.278    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[22]
  -------------------------------------------------------------------
                         required time                         55.278    
                         arrival time                         -54.850    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        15.528ns  (logic 0.715ns (4.605%)  route 14.813ns (95.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 55.375 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 39.093 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633    39.093    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.419    39.512 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/Q
                         net (fo=3, routed)          14.813    54.325    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[30]
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.296    54.621 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[30]_i_3/O
                         net (fo=1, routed)           0.000    54.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[30]_i_3_n_0
    SLICE_X60Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.506    55.375    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X60Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]/C
                         clock pessimism              0.000    55.375    
                         clock uncertainty           -0.182    55.193    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.079    55.272    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[30]
  -------------------------------------------------------------------
                         required time                         55.272    
                         arrival time                         -54.621    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        15.375ns  (logic 0.718ns (4.670%)  route 14.657ns (95.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 55.377 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 39.093 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633    39.093    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X64Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.419    39.512 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[2]/Q
                         net (fo=3, routed)          14.657    54.170    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[2]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.299    54.469 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000    54.469    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[2]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.508    55.377    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X62Y55         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]/C
                         clock pessimism              0.000    55.377    
                         clock uncertainty           -0.182    55.195    
    SLICE_X62Y55         FDRE (Setup_fdre_C_D)        0.081    55.276    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         55.276    
                         arrival time                         -54.469    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        15.295ns  (logic 0.839ns (5.485%)  route 14.456ns (94.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        6.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 55.376 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 39.092 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.632    39.092    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.419    39.511 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[4]/Q
                         net (fo=3, routed)          13.108    52.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[4]
    SLICE_X58Y52         LUT6 (Prop_lut6_I5_O)        0.296    52.915 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_2/O
                         net (fo=1, routed)           1.348    54.263    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124    54.387 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_1/O
                         net (fo=1, routed)           0.000    54.387    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[7]_i_1_n_0
    SLICE_X58Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.507    55.376    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X58Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]/C
                         clock pessimism              0.000    55.376    
                         clock uncertainty           -0.182    55.194    
    SLICE_X58Y52         FDCE (Setup_fdce_C_D)        0.077    55.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[7]
  -------------------------------------------------------------------
                         required time                         55.271    
                         arrival time                         -54.387    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        15.234ns  (logic 0.642ns (4.214%)  route 14.592ns (95.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 39.094 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.634    39.094    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDCE (Prop_fdce_C_Q)         0.518    39.612 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[10]/Q
                         net (fo=3, routed)          14.592    54.204    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[10]
    SLICE_X68Y51         LUT6 (Prop_lut6_I0_O)        0.124    54.328 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[10]_i_1/O
                         net (fo=1, routed)           0.000    54.328    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[10]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X68Y51         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[10]/C
                         clock pessimism              0.000    55.379    
                         clock uncertainty           -0.182    55.197    
    SLICE_X68Y51         FDRE (Setup_fdre_C_D)        0.029    55.226    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[10]
  -------------------------------------------------------------------
                         required time                         55.226    
                         arrival time                         -54.328    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        14.946ns  (logic 0.419ns (2.803%)  route 14.527ns (97.197%))
  Logic Levels:           0  
  Clock Path Skew:        6.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 55.375 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 39.093 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633    39.093    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.419    39.512 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[30]/Q
                         net (fo=3, routed)          14.527    54.039    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[30]
    SLICE_X61Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.506    55.375    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[30]/C
                         clock pessimism              0.000    55.375    
                         clock uncertainty           -0.182    55.193    
    SLICE_X61Y53         FDCE (Setup_fdce_C_D)       -0.233    54.960    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[30]
  -------------------------------------------------------------------
                         required time                         54.960    
                         arrival time                         -54.039    
  -------------------------------------------------------------------
                         slack                                  0.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 0.567ns (7.029%)  route 7.500ns (92.971%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        7.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.976ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[12]/Q
                         net (fo=3, routed)           5.217     4.076    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[12]
    SLICE_X67Y52         LUT6 (Prop_lut6_I1_O)        0.100     4.176 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_2/O
                         net (fo=1, routed)           2.282     6.458    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_2_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.100     6.558 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_1/O
                         net (fo=1, routed)           0.000     6.558    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[15]_i_1_n_0
    SLICE_X67Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.632     5.976    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X67Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/C
                         clock pessimism              0.000     5.976    
                         clock uncertainty            0.182     6.158    
    SLICE_X67Y52         FDCE (Hold_fdce_C_D)         0.269     6.427    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.427    
                         arrival time                           6.558    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 0.778ns (9.529%)  route 7.387ns (90.471%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        7.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.511    -1.509    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.337    -1.172 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[29]/Q
                         net (fo=3, routed)           3.222     2.050    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[29]
    SLICE_X55Y57         LUT6 (Prop_lut6_I5_O)        0.241     2.291 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_3/O
                         net (fo=1, routed)           1.324     3.615    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.100     3.715 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_2/O
                         net (fo=1, routed)           2.841     6.556    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_2_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.100     6.656 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_1/O
                         net (fo=1, routed)           0.000     6.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[32]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.967    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X54Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]/C
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.182     6.149    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.330     6.479    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[32]
  -------------------------------------------------------------------
                         required time                         -6.479    
                         arrival time                           6.656    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.467ns (5.745%)  route 7.662ns (94.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/Q
                         net (fo=3, routed)           7.662     6.521    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[20]
    SLICE_X67Y53         LUT6 (Prop_lut6_I2_O)        0.100     6.621 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[20]_i_1/O
                         net (fo=1, routed)           0.000     6.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[20]_i_1_n_0
    SLICE_X67Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X67Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[20]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty            0.182     6.157    
    SLICE_X67Y53         FDRE (Hold_fdre_C_D)         0.269     6.426    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.426    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 0.367ns (4.573%)  route 7.658ns (95.427%))
  Logic Levels:           0  
  Clock Path Skew:        7.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X65Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[20]/Q
                         net (fo=3, routed)           7.658     6.517    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[20]
    SLICE_X69Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X69Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty            0.182     6.157    
    SLICE_X69Y53         FDCE (Hold_fdce_C_D)         0.161     6.318    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.318    
                         arrival time                           6.517    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 0.576ns (6.975%)  route 7.682ns (93.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.337    -1.171 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/Q
                         net (fo=3, routed)           7.682     6.511    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[7]
    SLICE_X62Y53         LUT6 (Prop_lut6_I0_O)        0.239     6.750 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.750    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[7]_i_1_n_0
    SLICE_X62Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.630     5.974    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X62Y53         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]/C
                         clock pessimism              0.000     5.974    
                         clock uncertainty            0.182     6.156    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.331     6.487    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.487    
                         arrival time                           6.750    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 0.337ns (4.224%)  route 7.642ns (95.776%))
  Logic Levels:           0  
  Clock Path Skew:        7.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.972ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.337    -1.171 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[7]/Q
                         net (fo=3, routed)           7.642     6.471    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/D[7]
    SLICE_X61Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.628     5.972    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X61Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]/C
                         clock pessimism              0.000     5.972    
                         clock uncertainty            0.182     6.154    
    SLICE_X61Y53         FDCE (Hold_fdce_C_D)         0.040     6.194    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.194    
                         arrival time                           6.471    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 0.467ns (5.600%)  route 7.872ns (94.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.057ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/Q
                         net (fo=5, routed)           7.872     6.731    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[7]
    SLICE_X72Y53         LUT5 (Prop_lut5_I4_O)        0.100     6.831 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[7]_i_1/O
                         net (fo=1, routed)           0.000     6.831    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[7]
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.713     6.057    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]/C
                         clock pessimism              0.000     6.057    
                         clock uncertainty            0.182     6.239    
    SLICE_X72Y53         FDCE (Hold_fdce_C_D)         0.271     6.510    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.510    
                         arrival time                           6.831    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.518ns (6.202%)  route 7.834ns (93.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDCE (Prop_fdce_C_Q)         0.418    -1.090 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/Q
                         net (fo=5, routed)           7.834     6.744    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[6]
    SLICE_X71Y54         LUT5 (Prop_lut5_I4_O)        0.100     6.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[6]_i_1/O
                         net (fo=1, routed)           0.000     6.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[6]
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty            0.182     6.157    
    SLICE_X71Y54         FDCE (Hold_fdce_C_D)         0.270     6.427    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.427    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.567ns (6.716%)  route 7.875ns (93.284%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        7.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.511    -1.509    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X63Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.367    -1.142 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Rdbuff_cdc_check_reg[3]/Q
                         net (fo=3, routed)           5.736     4.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/D[3]
    SLICE_X55Y54         LUT6 (Prop_lut6_I1_O)        0.100     4.694 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_2/O
                         net (fo=1, routed)           2.139     6.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I3_O)        0.100     6.933 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_1/O
                         net (fo=1, routed)           0.000     6.933    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr[6]_i_1_n_0
    SLICE_X55Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.623     5.967    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X55Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]/C
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.182     6.149    
    SLICE_X55Y54         FDCE (Hold_fdce_C_D)         0.270     6.419    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.419    
                         arrival time                           6.933    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             SWCLKTCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 0.467ns (5.423%)  route 8.144ns (94.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.975ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    -1.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/Q
                         net (fo=5, routed)           8.144     7.003    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Q[0]
    SLICE_X68Y54         LUT5 (Prop_lut5_I2_O)        0.100     7.103 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     7.103    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntD[0]
    SLICE_X68Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.631     5.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X68Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty            0.182     6.157    
    SLICE_X68Y54         FDCE (Hold_fdce_C_D)         0.270     6.427    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.427    
                         arrival time                           7.103    
  -------------------------------------------------------------------
                         slack                                  0.676    





---------------------------------------------------------------------------------------------------
From Clock:  SWCLKTCK
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1

Setup :           56  Failing Endpoints,  Worst Slack       -2.411ns,  Total Violation      -50.949ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.411ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        11.017ns  (logic 1.510ns (13.706%)  route 9.507ns (86.294%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.901 49167.000    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.205 49164.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                      49164.578    
                         arrival time                       -49166.984    
  -------------------------------------------------------------------
                         slack                                 -2.411    

Slack (VIOLATED) :        -2.411ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        11.017ns  (logic 1.510ns (13.706%)  route 9.507ns (86.294%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.901 49167.000    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.205 49164.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                      49164.578    
                         arrival time                       -49166.984    
  -------------------------------------------------------------------
                         slack                                 -2.411    

Slack (VIOLATED) :        -2.231ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        10.837ns  (logic 1.510ns (13.933%)  route 9.327ns (86.067%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.721 49166.820    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X69Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X69Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X69Y55         FDCE (Setup_fdce_C_CE)      -0.205 49164.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                      49164.578    
                         arrival time                       -49166.809    
  -------------------------------------------------------------------
                         slack                                 -2.231    

Slack (VIOLATED) :        -2.231ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        10.837ns  (logic 1.510ns (13.933%)  route 9.327ns (86.067%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.721 49166.820    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X69Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X69Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X69Y55         FDCE (Setup_fdce_C_CE)      -0.205 49164.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                      49164.578    
                         arrival time                       -49166.809    
  -------------------------------------------------------------------
                         slack                                 -2.231    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        10.831ns  (logic 1.510ns (13.942%)  route 9.321ns (86.058%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.714 49166.812    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X68Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X68Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X68Y55         FDCE (Setup_fdce_C_CE)      -0.205 49164.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                      49164.578    
                         arrival time                       -49166.801    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.223ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        10.865ns  (logic 1.510ns (13.898%)  route 9.355ns (86.102%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.749 49166.848    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X70Y55         FDCE (Setup_fdce_C_CE)      -0.169 49164.609    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                      49164.609    
                         arrival time                       -49166.836    
  -------------------------------------------------------------------
                         slack                                 -2.223    

Slack (VIOLATED) :        -2.223ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        10.865ns  (logic 1.510ns (13.898%)  route 9.355ns (86.102%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.749 49166.848    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X70Y55         FDCE (Setup_fdce_C_CE)      -0.169 49164.609    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                      49164.609    
                         arrival time                       -49166.836    
  -------------------------------------------------------------------
                         slack                                 -2.223    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        10.713ns  (logic 1.510ns (14.095%)  route 9.203ns (85.905%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.596 49166.695    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X71Y53         FDCE (Setup_fdce_C_CE)      -0.205 49164.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                      49164.578    
                         arrival time                       -49166.684    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        10.713ns  (logic 1.510ns (14.095%)  route 9.203ns (85.905%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.596 49166.695    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X71Y53         FDCE (Setup_fdce_C_CE)      -0.205 49164.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                      49164.578    
                         arrival time                       -49166.684    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.469ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@49166.469ns - SWCLKTCK rise@49150.000ns)
  Data Path Delay:        10.713ns  (logic 1.510ns (14.095%)  route 9.203ns (85.905%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 49164.961 - 49166.469 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 49155.969 - 49150.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                  49150.000 49150.000 r  
    C4                                                0.000 49150.000 r  TCK (IN)
                         net (fo=0)                   0.000 49150.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490 49151.488 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758 49154.246    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 49154.344 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626 49155.969    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518 49156.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901 49157.391    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124 49157.516 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480 49157.996    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124 49158.121 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894 49159.016    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124 49159.141 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710 49161.852    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124 49161.977 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120 49163.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124 49163.223 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140 49164.363    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124 49164.488 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442 49164.930    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124 49165.055 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919 49165.973    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124 49166.098 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.596 49166.695    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  49166.469 49166.469 r  
    E3                                                0.000 49166.469 r  sys_clock (IN)
                         net (fo=0)                   0.000 49166.469    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 49167.879 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 49169.039    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 49161.715 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 49163.355    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 49163.445 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512 49164.957    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/C
                         clock pessimism              0.000 49164.957    
                         clock uncertainty           -0.180 49164.777    
    SLICE_X71Y53         FDCE (Setup_fdce_C_CE)      -0.205 49164.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                      49164.578    
                         arrival time                       -49166.684    
  -------------------------------------------------------------------
                         slack                                 -2.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.988ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.841%)  route 0.302ns (68.159%))
  Logic Levels:           0  
  Clock Path Skew:        -2.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X59Y56         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.141     2.093 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/Q
                         net (fo=1, routed)           0.302     2.395    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/Busabort
    SLICE_X66Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/HCLK
    SLICE_X66Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.180    -0.653    
    SLICE_X66Y54         FDCE (Hold_fdce_C_D)         0.060    -0.593    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.999ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.237ns (41.753%)  route 0.331ns (58.246%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X71Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[4]/Q
                         net (fo=2, routed)           0.064     2.160    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buswdatai_cdc_check_reg[31][4]
    SLICE_X70Y50         LUT4 (Prop_lut4_I1_O)        0.045     2.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_csw_reg_addrinc[0]_i_2/O
                         net (fo=3, routed)           0.266     2.471    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_wdata_swj[4]
    SLICE_X68Y46         LUT3 (Prop_lut3_I0_O)        0.051     2.522 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.522    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[4]
    SLICE_X68Y46         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.910    -0.763    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X68Y46         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.180    -0.583    
    SLICE_X68Y46         FDRE (Hold_fdre_C_D)         0.107    -0.476    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.020ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (35.000%)  route 0.305ns (65.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X58Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.164     2.116 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/Q
                         net (fo=1, routed)           0.305     2.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/Busreq
    SLICE_X66Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/HCLK
    SLICE_X66Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.180    -0.653    
    SLICE_X66Y54         FDCE (Hold_fdce_C_D)         0.053    -0.600    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.035ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.265%)  route 0.394ns (62.735%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X65Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[11]/Q
                         net (fo=2, routed)           0.168     2.264    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buswdatai_cdc_check_reg[31][11]
    SLICE_X65Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.309 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[11]_i_5/O
                         net (fo=2, routed)           0.226     2.535    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_wdata_swj[11]
    SLICE_X70Y46         LUT3 (Prop_lut3_I0_O)        0.048     2.583 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     2.583    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[11]
    SLICE_X70Y46         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.910    -0.763    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X70Y46         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.180    -0.583    
    SLICE_X70Y46         FDRE (Hold_fdre_C_D)         0.131    -0.452    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.064ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.111%)  route 0.318ns (57.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.593     1.981    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y53         FDCE (Prop_fdce_C_Q)         0.141     2.122 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/Q
                         net (fo=3, routed)           0.163     2.285    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferCnt_cdc_check_reg[11][4]
    SLICE_X73Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.330 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_2/O
                         net (fo=1, routed)           0.154     2.484    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_2_n_0
    SLICE_X73Y53         LUT4 (Prop_lut4_I0_O)        0.045     2.529 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_1/O
                         net (fo=1, routed)           0.000     2.529    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[4]
    SLICE_X73Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.867    -0.806    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X73Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.180    -0.626    
    SLICE_X73Y53         FDCE (Hold_fdce_C_D)         0.091    -0.535    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.102ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.231ns (37.570%)  route 0.384ns (62.430%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.566     1.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.141     2.095 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/Q
                         net (fo=3, routed)           0.164     2.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferCnt_cdc_check_reg[11][5]
    SLICE_X70Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.304 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[5]_i_2/O
                         net (fo=1, routed)           0.219     2.524    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[5]_i_2_n_0
    SLICE_X70Y55         LUT4 (Prop_lut4_I0_O)        0.045     2.569 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[5]_i_1/O
                         net (fo=1, routed)           0.000     2.569    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[5]
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.180    -0.653    
    SLICE_X70Y55         FDCE (Hold_fdce_C_D)         0.120    -0.533    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.106ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.141%)  route 0.475ns (71.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X63Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/Q
                         net (fo=2, routed)           0.129     2.224    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JBusaddr[7]
    SLICE_X64Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.269 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_addr_reg[7]_i_1/O
                         net (fo=7, routed)           0.346     2.616    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/APbanksel_reg[7][5]
    SLICE_X73Y48         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X73Y48         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.180    -0.562    
    SLICE_X73Y48         FDCE (Hold_fdce_C_D)         0.072    -0.490    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.118ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.291ns (48.284%)  route 0.312ns (51.716%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.566     1.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X70Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDCE (Prop_fdce_C_Q)         0.148     2.102 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[7]/Q
                         net (fo=2, routed)           0.073     2.175    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Trncnt_cdc_check_reg[11][7]
    SLICE_X70Y53         LUT6 (Prop_lut6_I3_O)        0.098     2.273 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[7]_i_2/O
                         net (fo=1, routed)           0.239     2.512    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[7]_i_2_n_0
    SLICE_X71Y53         LUT4 (Prop_lut4_I0_O)        0.045     2.557 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[7]_i_1/O
                         net (fo=1, routed)           0.000     2.557    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[7]
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.180    -0.653    
    SLICE_X71Y53         FDCE (Hold_fdce_C_D)         0.092    -0.561    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.121ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.231ns (38.185%)  route 0.374ns (61.815%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X68Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y52         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/Q
                         net (fo=2, routed)           0.231     2.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Trncnt_cdc_check_reg[11][0]
    SLICE_X67Y53         LUT6 (Prop_lut6_I3_O)        0.045     2.372 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[0]_i_2/O
                         net (fo=1, routed)           0.143     2.515    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[0]_i_2_n_0
    SLICE_X67Y55         LUT4 (Prop_lut4_I0_O)        0.045     2.560 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     2.560    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[0]
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.180    -0.653    
    SLICE_X67Y55         FDCE (Hold_fdce_C_D)         0.092    -0.561    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.148ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.526%)  route 0.515ns (73.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X64Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/Q
                         net (fo=1, routed)           0.169     2.265    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SBusaddr[4]
    SLICE_X66Y51         LUT4 (Prop_lut4_I2_O)        0.045     2.310 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_addr_reg[6]_i_1/O
                         net (fo=7, routed)           0.346     2.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/APbanksel_reg[7][4]
    SLICE_X73Y48         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X73Y48         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[6]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.180    -0.562    
    SLICE_X73Y48         FDCE (Hold_fdce_C_D)         0.070    -0.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  3.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1

Setup :         4438  Failing Endpoints,  Worst Slack      -13.174ns,  Total Violation   -33995.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.174ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.587ns  (logic 4.526ns (23.107%)  route 15.061ns (76.893%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 19665.242 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679 19675.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124 19675.850 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665 19676.514    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124 19676.637 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.061 19677.697    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X73Y39         LUT6 (Prop_lut6_I3_O)        0.124 19677.820 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_3/O
                         net (fo=1, routed)           0.889 19678.709    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_3_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I1_O)        0.124 19678.832 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_1/O
                         net (fo=1, routed)           0.000 19678.832    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_1_n_0
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675 19665.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/C
                         clock pessimism              0.496 19665.740    
                         clock uncertainty           -0.084 19665.656    
    SLICE_X71Y39         FDCE (Setup_fdce_C_D)        0.031 19665.688    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]
  -------------------------------------------------------------------
                         required time                      19665.686    
                         arrival time                       -19678.861    
  -------------------------------------------------------------------
                         slack                                -13.174    

Slack (VIOLATED) :        -13.144ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.552ns  (logic 4.526ns (23.148%)  route 15.026ns (76.852%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 19665.240 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679 19675.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124 19675.850 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624 19676.473    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124 19676.596 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603 19677.199    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124 19677.322 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.352 19678.674    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X68Y37         LUT6 (Prop_lut6_I3_O)        0.124 19678.797 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1/O
                         net (fo=1, routed)           0.000 19678.797    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1_n_0
    SLICE_X68Y37         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.673 19665.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y37         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/C
                         clock pessimism              0.496 19665.738    
                         clock uncertainty           -0.084 19665.654    
    SLICE_X68Y37         FDCE (Setup_fdce_C_D)        0.029 19665.684    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]
  -------------------------------------------------------------------
                         required time                      19665.682    
                         arrival time                       -19678.824    
  -------------------------------------------------------------------
                         slack                                -13.144    

Slack (VIOLATED) :        -13.135ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.598ns  (logic 4.526ns (23.095%)  route 15.072ns (76.905%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 19665.295 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679 19675.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124 19675.850 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624 19676.473    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124 19676.596 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603 19677.199    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124 19677.322 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.398 19678.721    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X72Y43         LUT6 (Prop_lut6_I3_O)        0.124 19678.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[22]_i_1/O
                         net (fo=1, routed)           0.000 19678.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[22]_i_1_n_0
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.727 19665.295    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/C
                         clock pessimism              0.496 19665.791    
                         clock uncertainty           -0.084 19665.707    
    SLICE_X72Y43         FDCE (Setup_fdce_C_D)        0.029 19665.736    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]
  -------------------------------------------------------------------
                         required time                      19665.734    
                         arrival time                       -19678.869    
  -------------------------------------------------------------------
                         slack                                -13.135    

Slack (VIOLATED) :        -13.090ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.498ns  (logic 4.526ns (23.213%)  route 14.972ns (76.787%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 19665.240 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679 19675.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124 19675.850 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624 19676.473    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124 19676.596 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603 19677.199    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124 19677.322 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.298 19678.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X69Y36         LUT6 (Prop_lut6_I3_O)        0.124 19678.744 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[30]_i_1/O
                         net (fo=1, routed)           0.000 19678.744    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[30]_i_1_n_0
    SLICE_X69Y36         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.672 19665.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y36         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/C
                         clock pessimism              0.496 19665.736    
                         clock uncertainty           -0.084 19665.652    
    SLICE_X69Y36         FDCE (Setup_fdce_C_D)        0.029 19665.682    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]
  -------------------------------------------------------------------
                         required time                      19665.680    
                         arrival time                       -19678.771    
  -------------------------------------------------------------------
                         slack                                -13.090    

Slack (VIOLATED) :        -13.079ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.494ns  (logic 4.526ns (23.217%)  route 14.968ns (76.783%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 19665.244 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679 19675.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124 19675.850 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665 19676.514    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124 19676.637 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.052 19677.688    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X70Y43         LUT6 (Prop_lut6_I3_O)        0.124 19677.811 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_3/O
                         net (fo=1, routed)           0.805 19678.615    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I1_O)        0.124 19678.738 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_1/O
                         net (fo=1, routed)           0.000 19678.738    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[7]
    SLICE_X68Y44         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.677 19665.246    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y44         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/C
                         clock pessimism              0.496 19665.742    
                         clock uncertainty           -0.084 19665.658    
    SLICE_X68Y44         FDCE (Setup_fdce_C_D)        0.032 19665.689    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]
  -------------------------------------------------------------------
                         required time                      19665.689    
                         arrival time                       -19678.768    
  -------------------------------------------------------------------
                         slack                                -13.079    

Slack (VIOLATED) :        -13.060ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.521ns  (logic 4.526ns (23.186%)  route 14.995ns (76.814%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 19665.244 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679 19675.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124 19675.850 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665 19676.514    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124 19676.637 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          0.804 19677.439    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124 19677.562 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4/O
                         net (fo=1, routed)           1.079 19678.643    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I4_O)        0.124 19678.766 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_1/O
                         net (fo=1, routed)           0.000 19678.766    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[6]
    SLICE_X66Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.677 19665.246    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X66Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/C
                         clock pessimism              0.496 19665.742    
                         clock uncertainty           -0.084 19665.658    
    SLICE_X66Y43         FDCE (Setup_fdce_C_D)        0.077 19665.734    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]
  -------------------------------------------------------------------
                         required time                      19665.732    
                         arrival time                       -19678.793    
  -------------------------------------------------------------------
                         slack                                -13.060    

Slack (VIOLATED) :        -13.033ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.448ns  (logic 4.526ns (23.273%)  route 14.922ns (76.727%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 19665.244 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679 19675.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124 19675.850 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665 19676.514    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124 19676.637 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.145 19677.781    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X72Y42         LUT6 (Prop_lut6_I0_O)        0.124 19677.904 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_4/O
                         net (fo=1, routed)           0.665 19678.570    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_4_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124 19678.693 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_1/O
                         net (fo=1, routed)           0.000 19678.693    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[10]
    SLICE_X64Y42         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.676 19665.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X64Y42         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/C
                         clock pessimism              0.496 19665.740    
                         clock uncertainty           -0.084 19665.656    
    SLICE_X64Y42         FDCE (Setup_fdce_C_D)        0.032 19665.688    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]
  -------------------------------------------------------------------
                         required time                      19665.688    
                         arrival time                       -19678.721    
  -------------------------------------------------------------------
                         slack                                -13.033    

Slack (VIOLATED) :        -13.013ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.424ns  (logic 4.526ns (23.301%)  route 14.898ns (76.699%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 19665.242 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679 19675.727    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124 19675.850 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665 19676.514    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124 19676.637 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          0.969 19677.605    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X74Y39         LUT6 (Prop_lut6_I0_O)        0.124 19677.729 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_4/O
                         net (fo=1, routed)           0.817 19678.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_4_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I4_O)        0.124 19678.668 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_1/O
                         net (fo=1, routed)           0.000 19678.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[1]
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675 19665.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/C
                         clock pessimism              0.496 19665.740    
                         clock uncertainty           -0.084 19665.656    
    SLICE_X71Y39         FDCE (Setup_fdce_C_D)        0.029 19665.686    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]
  -------------------------------------------------------------------
                         required time                      19665.684    
                         arrival time                       -19678.697    
  -------------------------------------------------------------------
                         slack                                -13.013    

Slack (VIOLATED) :        -13.007ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.231ns  (logic 4.526ns (23.535%)  route 14.705ns (76.465%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 19665.291 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868 19674.594    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124 19674.717 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210 19674.926    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124 19675.049 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.462 19675.512    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.124 19675.635 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_fault_trk_i_6/O
                         net (fo=3, routed)           0.429 19676.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_br_pflush_de[0]
    SLICE_X65Y35         LUT2 (Prop_lut2_I0_O)        0.124 19676.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_buf_wr_ptr[2]_i_3/O
                         net (fo=9, routed)           0.626 19676.812    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_clr5__0
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124 19676.936 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr[5]_i_5/O
                         net (fo=13, routed)          0.409 19677.344    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_buf_rd_ptr_we__6
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124 19677.467 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_de[31]_i_1/O
                         net (fo=32, routed)          1.011 19678.479    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_reg_2[0]
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723 19665.291    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.496 19665.787    
                         clock uncertainty           -0.084 19665.703    
    SLICE_X75Y38         FDCE (Setup_fdce_C_CE)      -0.205 19665.498    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                      19665.498    
                         arrival time                       -19678.504    
  -------------------------------------------------------------------
                         slack                                -13.007    

Slack (VIOLATED) :        -12.986ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        19.221ns  (logic 4.630ns (24.088%)  route 14.591ns (75.912%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 19665.229 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19659.273 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813 19659.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456 19659.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180 19660.906    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124 19661.029 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227 19662.256    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124 19662.379 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570 19662.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124 19663.072 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057 19664.129    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124 19664.252 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812 19665.064    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124 19665.188 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472 19665.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 19665.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877 19666.660    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124 19666.783 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537 19667.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124 19667.443 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438 19667.881    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124 19668.004 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437 19668.441    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124 19668.564 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000 19668.564    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 19668.965 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19668.965    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.078 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000 19669.078    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.191 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000 19669.191    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.305 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.305    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.418 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.418    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 19669.531 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000 19669.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 19669.844 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525 19670.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306 19670.676 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319 19670.994    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124 19671.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655 19671.771    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124 19671.895 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634 19672.527    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124 19672.650 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951 19673.602    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124 19673.725 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.897 19674.621    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/instr_ccpass_de
    SLICE_X50Y36         LUT2 (Prop_lut2_I1_O)        0.124 19674.744 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[3]_i_19/O
                         net (fo=12, routed)          0.810 19675.555    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state_reg[3]_0
    SLICE_X49Y33         LUT4 (Prop_lut4_I2_O)        0.150 19675.705 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_43/O
                         net (fo=1, routed)           0.758 19676.463    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_43_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.326 19676.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_19/O
                         net (fo=1, routed)           0.412 19677.201    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rst_pc_valid_ex_reg_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124 19677.324 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.307 19677.631    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I1_O)        0.124 19677.754 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=6, routed)           0.717 19678.471    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X48Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.661 19665.229    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X48Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/C
                         clock pessimism              0.568 19665.797    
                         clock uncertainty           -0.084 19665.713    
    SLICE_X48Y25         FDCE (Setup_fdce_C_CE)      -0.205 19665.508    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]
  -------------------------------------------------------------------
                         required time                      19665.508    
                         arrival time                       -19678.492    
  -------------------------------------------------------------------
                         slack                                -12.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.933%)  route 0.124ns (43.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.221    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.272    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.272    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.999%)  route 0.193ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.193    -0.152    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.272    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.204    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.648    -0.516    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X81Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.288    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[23]
    SLICE_X80Y18         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0
    SLICE_X80Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.922    -0.751    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X80Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/C
                         clock pessimism              0.249    -0.503    
                         clock uncertainty            0.084    -0.419    
    SLICE_X80Y18         FDRE (Hold_fdre_C_D)         0.120    -0.299    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.654    -0.510    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X79Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.282    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X78Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X78Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X78Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.247    -0.497    
                         clock uncertainty            0.084    -0.413    
    SLICE_X78Y9          FDRE (Hold_fdre_C_D)         0.120    -0.293    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.858%)  route 0.135ns (45.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.135    -0.210    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.272    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.270    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.718%)  route 0.223ns (61.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.144    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.272    -0.472    
                         clock uncertainty            0.084    -0.388    
    SLICE_X76Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.205    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.498%)  route 0.094ns (33.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.635    -0.529    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X67Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/Q
                         net (fo=7, routed)           0.094    -0.294    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[7]
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_0[1]
    SLICE_X66Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.911    -0.762    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X66Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X66Y2          FDRE (Hold_fdre_C_D)         0.120    -0.312    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.282%)  route 0.341ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.630    -0.534    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X71Y15         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=1, routed)           0.341    -0.065    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.942    -0.731    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.272    -0.459    
                         clock uncertainty            0.084    -0.376    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.133    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.691%)  route 0.168ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.200    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.272    -0.472    
                         clock uncertainty            0.084    -0.388    
    SLICE_X76Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.273    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.873%)  route 0.173ns (55.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y6          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.194    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X80Y6          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X80Y6          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.272    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X80Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.270    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  SWCLKTCK
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0

Setup :          230  Failing Endpoints,  Worst Slack       -8.882ns,  Total Violation    -1123.483ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.986ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.882ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        11.017ns  (logic 1.510ns (13.706%)  route 9.507ns (86.294%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.901    66.987    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.205    58.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                         58.105    
                         arrival time                         -66.987    
  -------------------------------------------------------------------
                         slack                                 -8.882    

Slack (VIOLATED) :        -8.882ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        11.017ns  (logic 1.510ns (13.706%)  route 9.507ns (86.294%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.901    66.987    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.205    58.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[10]
  -------------------------------------------------------------------
                         required time                         58.105    
                         arrival time                         -66.987    
  -------------------------------------------------------------------
                         slack                                 -8.882    

Slack (VIOLATED) :        -8.703ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        10.837ns  (logic 1.510ns (13.933%)  route 9.327ns (86.067%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.721    66.807    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X69Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X69Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X69Y55         FDCE (Setup_fdce_C_CE)      -0.205    58.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[11]
  -------------------------------------------------------------------
                         required time                         58.105    
                         arrival time                         -66.807    
  -------------------------------------------------------------------
                         slack                                 -8.703    

Slack (VIOLATED) :        -8.703ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        10.837ns  (logic 1.510ns (13.933%)  route 9.327ns (86.067%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.721    66.807    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X69Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X69Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X69Y55         FDCE (Setup_fdce_C_CE)      -0.205    58.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[8]
  -------------------------------------------------------------------
                         required time                         58.105    
                         arrival time                         -66.807    
  -------------------------------------------------------------------
                         slack                                 -8.703    

Slack (VIOLATED) :        -8.696ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        10.831ns  (logic 1.510ns (13.942%)  route 9.321ns (86.058%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.714    66.801    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X68Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X68Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X68Y55         FDCE (Setup_fdce_C_CE)      -0.205    58.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[9]
  -------------------------------------------------------------------
                         required time                         58.105    
                         arrival time                         -66.801    
  -------------------------------------------------------------------
                         slack                                 -8.696    

Slack (VIOLATED) :        -8.694ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        10.865ns  (logic 1.510ns (13.898%)  route 9.355ns (86.102%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.749    66.835    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X70Y55         FDCE (Setup_fdce_C_CE)      -0.169    58.141    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                         58.141    
                         arrival time                         -66.835    
  -------------------------------------------------------------------
                         slack                                 -8.694    

Slack (VIOLATED) :        -8.694ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        10.865ns  (logic 1.510ns (13.898%)  route 9.355ns (86.102%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.749    66.835    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X70Y55         FDCE (Setup_fdce_C_CE)      -0.169    58.141    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[6]
  -------------------------------------------------------------------
                         required time                         58.141    
                         arrival time                         -66.835    
  -------------------------------------------------------------------
                         slack                                 -8.694    

Slack (VIOLATED) :        -8.578ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        10.713ns  (logic 1.510ns (14.095%)  route 9.203ns (85.905%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.596    66.683    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X71Y53         FDCE (Setup_fdce_C_CE)      -0.205    58.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[1]
  -------------------------------------------------------------------
                         required time                         58.105    
                         arrival time                         -66.683    
  -------------------------------------------------------------------
                         slack                                 -8.578    

Slack (VIOLATED) :        -8.578ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        10.713ns  (logic 1.510ns (14.095%)  route 9.203ns (85.905%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.596    66.683    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X71Y53         FDCE (Setup_fdce_C_CE)      -0.205    58.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[2]
  -------------------------------------------------------------------
                         required time                         58.105    
                         arrival time                         -66.683    
  -------------------------------------------------------------------
                         slack                                 -8.578    

Slack (VIOLATED) :        -8.578ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@60.000ns - SWCLKTCK rise@50.000ns)
  Data Path Delay:        10.713ns  (logic 1.510ns (14.095%)  route 9.203ns (85.905%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -7.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 58.492 - 60.000 ) 
    Source Clock Delay      (SCD):    5.970ns = ( 55.970 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490    51.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758    54.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    54.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626    55.970    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/SWCLKTCK
    SLICE_X60Y60         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.518    56.488 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg[31]/Q
                         net (fo=3, routed)           0.901    57.389    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/FSM_onehot_State_cdc_check_reg_n_0_[31]
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    57.513 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5/O
                         net (fo=1, routed)           0.480    57.993    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_5_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.124    58.117 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/JTAGNSW_INST_0_i_1/O
                         net (fo=115, routed)         0.894    59.011    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check_reg[33]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.124    59.135 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_i_2/O
                         net (fo=59, routed)          2.710    61.844    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_en_reg_reg
    SLICE_X72Y49         LUT5 (Prop_lut5_I0_O)        0.124    61.968 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buscmpi_cdc_check_i_12/O
                         net (fo=1, routed)           1.120    63.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buswdatai_cdc_check_reg[19]
    SLICE_X72Y50         LUT6 (Prop_lut6_I3_O)        0.124    63.212 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3/O
                         net (fo=1, routed)           1.140    64.352    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.124    64.476 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_i_2/O
                         net (fo=2, routed)           0.442    64.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/Buscmpi_cdc_check_reg
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.124    65.043 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_sequential_APBcurr[1]_i_3/O
                         net (fo=15, routed)          0.919    65.962    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferMode_cdc_check_reg[0]
    SLICE_X73Y54         LUT5 (Prop_lut5_I3_O)        0.124    66.086 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[11]_i_1/O
                         net (fo=12, routed)          0.596    66.683    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    61.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    55.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    56.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    56.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.512    58.492    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]/C
                         clock pessimism              0.000    58.492    
                         clock uncertainty           -0.182    58.310    
    SLICE_X71Y53         FDCE (Setup_fdce_C_CE)      -0.205    58.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[3]
  -------------------------------------------------------------------
                         required time                         58.105    
                         arrival time                         -66.683    
  -------------------------------------------------------------------
                         slack                                 -8.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.986ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.841%)  route 0.302ns (68.159%))
  Logic Levels:           0  
  Clock Path Skew:        -2.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X59Y56         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.141     2.093 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busabort_cdc_check_reg/Q
                         net (fo=1, routed)           0.302     2.395    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/Busabort
    SLICE_X66Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/HCLK
    SLICE_X66Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.182    -0.651    
    SLICE_X66Y54         FDCE (Hold_fdce_C_D)         0.060    -0.591    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.997ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.237ns (41.753%)  route 0.331ns (58.246%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X71Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[4]/Q
                         net (fo=2, routed)           0.064     2.160    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buswdatai_cdc_check_reg[31][4]
    SLICE_X70Y50         LUT4 (Prop_lut4_I1_O)        0.045     2.205 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_csw_reg_addrinc[0]_i_2/O
                         net (fo=3, routed)           0.266     2.471    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_wdata_swj[4]
    SLICE_X68Y46         LUT3 (Prop_lut3_I0_O)        0.051     2.522 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.522    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[4]
    SLICE_X68Y46         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.910    -0.763    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X68Y46         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.182    -0.581    
    SLICE_X68Y46         FDRE (Hold_fdre_C_D)         0.107    -0.474    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             3.018ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (35.000%)  route 0.305ns (65.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/SWCLKTCK
    SLICE_X58Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.164     2.116 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpIMux/Busreq_cdc_check_reg/Q
                         net (fo=1, routed)           0.305     2.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/Busreq
    SLICE_X66Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/HCLK
    SLICE_X66Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.182    -0.651    
    SLICE_X66Y54         FDCE (Hold_fdce_C_D)         0.053    -0.598    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.033ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.265%)  route 0.394ns (62.735%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -2.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X65Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Buswdatai_cdc_check_reg[11]/Q
                         net (fo=2, routed)           0.168     2.264    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buswdatai_cdc_check_reg[31][11]
    SLICE_X65Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.309 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[11]_i_5/O
                         net (fo=2, routed)           0.226     2.535    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_wdata_swj[11]
    SLICE_X70Y46         LUT3 (Prop_lut3_I0_O)        0.048     2.583 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_tra_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     2.583    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/D[11]
    SLICE_X70Y46         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.910    -0.763    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X70Y46         FDRE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.182    -0.581    
    SLICE_X70Y46         FDRE (Hold_fdre_C_D)         0.131    -0.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.062ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.111%)  route 0.318ns (57.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.593     1.981    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X72Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y53         FDCE (Prop_fdce_C_Q)         0.141     2.122 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[4]/Q
                         net (fo=3, routed)           0.163     2.285    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferCnt_cdc_check_reg[11][4]
    SLICE_X73Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.330 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_2/O
                         net (fo=1, routed)           0.154     2.484    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_2_n_0
    SLICE_X73Y53         LUT4 (Prop_lut4_I0_O)        0.045     2.529 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[4]_i_1/O
                         net (fo=1, routed)           0.000     2.529    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[4]
    SLICE_X73Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.867    -0.806    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X73Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.182    -0.624    
    SLICE_X73Y53         FDCE (Hold_fdce_C_D)         0.091    -0.533    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.100ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.231ns (37.570%)  route 0.384ns (62.430%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.566     1.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X71Y54         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDCE (Prop_fdce_C_Q)         0.141     2.095 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check_reg[5]/Q
                         net (fo=3, routed)           0.164     2.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/TrnferCnt_cdc_check_reg[11][5]
    SLICE_X70Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.304 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[5]_i_2/O
                         net (fo=1, routed)           0.219     2.524    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[5]_i_2_n_0
    SLICE_X70Y55         LUT4 (Prop_lut4_I0_O)        0.045     2.569 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[5]_i_1/O
                         net (fo=1, routed)           0.000     2.569    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[5]
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X70Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.182    -0.651    
    SLICE_X70Y55         FDCE (Hold_fdce_C_D)         0.120    -0.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.104ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.141%)  route 0.475ns (71.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X63Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/Q
                         net (fo=2, routed)           0.129     2.224    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JBusaddr[7]
    SLICE_X64Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.269 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_addr_reg[7]_i_1/O
                         net (fo=7, routed)           0.346     2.616    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/APbanksel_reg[7][5]
    SLICE_X73Y48         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X73Y48         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.182    -0.560    
    SLICE_X73Y48         FDCE (Hold_fdce_C_D)         0.072    -0.488    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.116ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.291ns (48.284%)  route 0.312ns (51.716%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.566     1.954    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X70Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDCE (Prop_fdce_C_Q)         0.148     2.102 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[7]/Q
                         net (fo=2, routed)           0.073     2.175    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Trncnt_cdc_check_reg[11][7]
    SLICE_X70Y53         LUT6 (Prop_lut6_I3_O)        0.098     2.273 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[7]_i_2/O
                         net (fo=1, routed)           0.239     2.512    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[7]_i_2_n_0
    SLICE_X71Y53         LUT4 (Prop_lut4_I0_O)        0.045     2.557 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[7]_i_1/O
                         net (fo=1, routed)           0.000     2.557    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[7]
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X71Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.182    -0.651    
    SLICE_X71Y53         FDCE (Hold_fdce_C_D)         0.092    -0.559    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[7]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.119ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.231ns (38.185%)  route 0.374ns (61.815%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X68Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y52         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_reg[0]/Q
                         net (fo=2, routed)           0.231     2.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Trncnt_cdc_check_reg[11][0]
    SLICE_X67Y53         LUT6 (Prop_lut6_I3_O)        0.045     2.372 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[0]_i_2/O
                         net (fo=1, routed)           0.143     2.515    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[0]_i_2_n_0
    SLICE_X67Y55         LUT4 (Prop_lut4_I0_O)        0.045     2.560 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check[0]_i_1/O
                         net (fo=1, routed)           0.000     2.560    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntD[0]
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.840    -0.833    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/HCLK
    SLICE_X67Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.182    -0.651    
    SLICE_X67Y55         FDCE (Hold_fdce_C_D)         0.092    -0.559    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.146ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.526%)  route 0.515ns (73.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.567     1.955    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X64Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDCE (Prop_fdce_C_Q)         0.141     2.096 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/Q
                         net (fo=1, routed)           0.169     2.265    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SBusaddr[4]
    SLICE_X66Y51         LUT4 (Prop_lut4_I2_O)        0.045     2.310 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_addr_reg[6]_i_1/O
                         net (fo=7, routed)           0.346     2.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/APbanksel_reg[7][4]
    SLICE_X73Y48         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/HCLK
    SLICE_X73Y48         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[6]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.182    -0.560    
    SLICE_X73Y48         FDCE (Hold_fdce_C_D)         0.070    -0.490    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  3.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0

Setup :         6837  Failing Endpoints,  Worst Slack      -19.761ns,  Total Violation   -71715.862ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.761ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.587ns  (logic 4.526ns (23.107%)  route 15.061ns (76.893%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 498.654 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679   515.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124   515.872 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665   516.537    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124   516.661 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.061   517.722    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X73Y39         LUT6 (Prop_lut6_I3_O)        0.124   517.846 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_3/O
                         net (fo=1, routed)           0.889   518.734    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_3_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I1_O)        0.124   518.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_1/O
                         net (fo=1, routed)           0.000   518.858    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[21]_i_1_n_0
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675   498.654    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]/C
                         clock pessimism              0.496   499.150    
                         clock uncertainty           -0.084   499.067    
    SLICE_X71Y39         FDCE (Setup_fdce_C_D)        0.031   499.098    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[21]
  -------------------------------------------------------------------
                         required time                        499.098    
                         arrival time                        -518.858    
  -------------------------------------------------------------------
                         slack                                -19.761    

Slack (VIOLATED) :        -19.730ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.552ns  (logic 4.526ns (23.148%)  route 15.026ns (76.852%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 498.652 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679   515.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124   515.872 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624   516.496    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124   516.620 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603   517.223    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124   517.347 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.352   518.700    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X68Y37         LUT6 (Prop_lut6_I3_O)        0.124   518.824 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1/O
                         net (fo=1, routed)           0.000   518.824    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[26]_i_1_n_0
    SLICE_X68Y37         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.673   498.652    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y37         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]/C
                         clock pessimism              0.496   499.148    
                         clock uncertainty           -0.084   499.065    
    SLICE_X68Y37         FDCE (Setup_fdce_C_D)        0.029   499.094    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]
  -------------------------------------------------------------------
                         required time                        499.094    
                         arrival time                        -518.824    
  -------------------------------------------------------------------
                         slack                                -19.730    

Slack (VIOLATED) :        -19.721ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.598ns  (logic 4.526ns (23.095%)  route 15.072ns (76.905%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 498.706 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679   515.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124   515.872 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624   516.496    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124   516.620 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603   517.223    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124   517.347 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.398   518.745    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X72Y43         LUT6 (Prop_lut6_I3_O)        0.124   518.869 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[22]_i_1/O
                         net (fo=1, routed)           0.000   518.869    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[22]_i_1_n_0
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.727   498.706    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/C
                         clock pessimism              0.496   499.202    
                         clock uncertainty           -0.084   499.119    
    SLICE_X72Y43         FDCE (Setup_fdce_C_D)        0.029   499.148    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]
  -------------------------------------------------------------------
                         required time                        499.148    
                         arrival time                        -518.869    
  -------------------------------------------------------------------
                         slack                                -19.721    

Slack (VIOLATED) :        -19.677ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.498ns  (logic 4.526ns (23.213%)  route 14.972ns (76.787%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 498.651 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679   515.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124   515.872 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.624   516.496    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X72Y37         LUT6 (Prop_lut6_I5_O)        0.124   516.620 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14/O
                         net (fo=2, routed)           0.603   517.223    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_14_n_0
    SLICE_X73Y37         LUT6 (Prop_lut6_I2_O)        0.124   517.347 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5/O
                         net (fo=16, routed)          1.298   518.645    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_5_n_0
    SLICE_X69Y36         LUT6 (Prop_lut6_I3_O)        0.124   518.769 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[30]_i_1/O
                         net (fo=1, routed)           0.000   518.769    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[30]_i_1_n_0
    SLICE_X69Y36         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.672   498.651    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y36         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]/C
                         clock pessimism              0.496   499.147    
                         clock uncertainty           -0.084   499.064    
    SLICE_X69Y36         FDCE (Setup_fdce_C_D)        0.029   499.093    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[30]
  -------------------------------------------------------------------
                         required time                        499.093    
                         arrival time                        -518.769    
  -------------------------------------------------------------------
                         slack                                -19.677    

Slack (VIOLATED) :        -19.665ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.494ns  (logic 4.526ns (23.217%)  route 14.968ns (76.783%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 498.656 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679   515.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124   515.872 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665   516.537    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124   516.661 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.052   517.713    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X70Y43         LUT6 (Prop_lut6_I3_O)        0.124   517.837 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_3/O
                         net (fo=1, routed)           0.805   518.642    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I1_O)        0.124   518.766 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_1/O
                         net (fo=1, routed)           0.000   518.766    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[7]
    SLICE_X68Y44         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.677   498.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y44         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/C
                         clock pessimism              0.496   499.152    
                         clock uncertainty           -0.084   499.069    
    SLICE_X68Y44         FDCE (Setup_fdce_C_D)        0.032   499.101    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]
  -------------------------------------------------------------------
                         required time                        499.101    
                         arrival time                        -518.766    
  -------------------------------------------------------------------
                         slack                                -19.665    

Slack (VIOLATED) :        -19.646ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.521ns  (logic 4.526ns (23.186%)  route 14.995ns (76.814%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 498.656 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679   515.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124   515.872 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665   516.537    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124   516.661 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          0.804   517.465    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X72Y41         LUT6 (Prop_lut6_I0_O)        0.124   517.589 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4/O
                         net (fo=1, routed)           1.079   518.668    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4_n_0
    SLICE_X66Y43         LUT6 (Prop_lut6_I4_O)        0.124   518.792 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_1/O
                         net (fo=1, routed)           0.000   518.792    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[6]
    SLICE_X66Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.677   498.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X66Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/C
                         clock pessimism              0.496   499.152    
                         clock uncertainty           -0.084   499.069    
    SLICE_X66Y43         FDCE (Setup_fdce_C_D)        0.077   499.146    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]
  -------------------------------------------------------------------
                         required time                        499.146    
                         arrival time                        -518.792    
  -------------------------------------------------------------------
                         slack                                -19.646    

Slack (VIOLATED) :        -19.619ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.448ns  (logic 4.526ns (23.273%)  route 14.922ns (76.727%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 498.655 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679   515.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124   515.872 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665   516.537    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124   516.661 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          1.145   517.806    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X72Y42         LUT6 (Prop_lut6_I0_O)        0.124   517.930 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_4/O
                         net (fo=1, routed)           0.665   518.595    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_4_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124   518.719 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[10]_i_1/O
                         net (fo=1, routed)           0.000   518.719    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[10]
    SLICE_X64Y42         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.676   498.655    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X64Y42         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]/C
                         clock pessimism              0.496   499.151    
                         clock uncertainty           -0.084   499.068    
    SLICE_X64Y42         FDCE (Setup_fdce_C_D)        0.032   499.100    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]
  -------------------------------------------------------------------
                         required time                        499.100    
                         arrival time                        -518.719    
  -------------------------------------------------------------------
                         slack                                -19.619    

Slack (VIOLATED) :        -19.599ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.424ns  (logic 4.526ns (23.301%)  route 14.898ns (76.699%))
  Logic Levels:           28  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 498.654 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.679   515.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_ex_br_det_ex_reg[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124   515.872 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_sel_de[5]_i_2/O
                         net (fo=10, routed)          0.665   516.537    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_v
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124   516.661 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_11/O
                         net (fo=96, routed)          0.969   517.630    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe1__0
    SLICE_X74Y39         LUT6 (Prop_lut6_I0_O)        0.124   517.754 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_4/O
                         net (fo=1, routed)           0.817   518.571    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_4_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I4_O)        0.124   518.695 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[1]_i_1/O
                         net (fo=1, routed)           0.000   518.695    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[1]
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675   498.654    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X71Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]/C
                         clock pessimism              0.496   499.150    
                         clock uncertainty           -0.084   499.067    
    SLICE_X71Y39         FDCE (Setup_fdce_C_D)        0.029   499.096    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[1]
  -------------------------------------------------------------------
                         required time                        499.096    
                         arrival time                        -518.695    
  -------------------------------------------------------------------
                         slack                                -19.599    

Slack (VIOLATED) :        -19.593ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.231ns  (logic 4.526ns (23.535%)  route 14.705ns (76.465%))
  Logic Levels:           28  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 498.702 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.868   514.612    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_ccpass_de
    SLICE_X65Y38         LUT5 (Prop_lut5_I4_O)        0.124   514.736 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_i_2/O
                         net (fo=6, routed)           0.210   514.946    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/ahb_htransi_issued_fe_reg_0
    SLICE_X65Y38         LUT2 (Prop_lut2_I1_O)        0.124   515.070 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_i_2/O
                         net (fo=4, routed)           0.462   515.532    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_det_erly_br_trk_reg_1
    SLICE_X65Y35         LUT4 (Prop_lut4_I3_O)        0.124   515.656 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_fault_trk_i_6/O
                         net (fo=3, routed)           0.429   516.085    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_br_pflush_de[0]
    SLICE_X65Y35         LUT2 (Prop_lut2_I0_O)        0.124   516.209 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_buf_wr_ptr[2]_i_3/O
                         net (fo=9, routed)           0.626   516.835    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_clr5__0
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124   516.959 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_buf_rd_ptr[5]_i_5/O
                         net (fo=13, routed)          0.409   517.368    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/fe_buf_rd_ptr_we__6
    SLICE_X66Y36         LUT5 (Prop_lut5_I4_O)        0.124   517.492 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/instr_de[31]_i_1/O
                         net (fo=32, routed)          1.011   518.503    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_det_erly_br_trk_reg_2[0]
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723   498.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.496   499.198    
                         clock uncertainty           -0.084   499.115    
    SLICE_X75Y38         FDCE (Setup_fdce_C_CE)      -0.205   498.910    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                        498.910    
                         arrival time                        -518.503    
  -------------------------------------------------------------------
                         slack                                -19.593    

Slack (VIOLATED) :        -19.573ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        19.221ns  (logic 4.630ns (24.088%)  route 14.591ns (75.912%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 498.640 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 499.271 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.813   499.271    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456   499.727 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[4]/Q
                         net (fo=7, routed)           1.180   500.907    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[4]
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124   501.031 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5/O
                         net (fo=69, routed)          1.227   502.259    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[30]_i_5_n_0
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.124   502.383 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9/O
                         net (fo=2, routed)           0.570   502.952    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[21]_i_9_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124   503.076 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6/O
                         net (fo=2, routed)           1.057   504.133    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[12]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.257 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5/O
                         net (fo=4, routed)           0.812   505.069    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[8]_i_5_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124   505.193 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4/O
                         net (fo=1, routed)           0.472   505.665    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124   505.789 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[7]_i_2/O
                         net (fo=9, routed)           0.877   506.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_rd_b_data_ex_reg[31]_31
    SLICE_X33Y42         LUT3 (Prop_lut3_I1_O)        0.124   506.790 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/mcyc_temp_low_ex[23]_i_44/O
                         net (fo=1, routed)           0.537   507.327    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/imm_shift_mux_ex[7]
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124   507.451 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_35/O
                         net (fo=2, routed)           0.438   507.888    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/alu_in2_ex[7]
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.124   508.012 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22/O
                         net (fo=2, routed)           0.437   508.450    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_22_n_0
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124   508.574 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9/O
                         net (fo=1, routed)           0.000   508.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex[23]_i_9_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   508.975 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   508.975    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[23]_i_2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.089 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000   509.089    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[27]_i_2_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.203 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000   509.203    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31]_i_4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.317 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.317    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[19]_i_3_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.431 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.431    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[23]_i_3_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   509.545 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000   509.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[27]_i_3_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   509.858 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_i_7/O[3]
                         net (fo=7, routed)           0.525   510.383    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_0_in[15]
    SLICE_X37Y47         LUT3 (Prop_lut3_I2_O)        0.306   510.689 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_7/O
                         net (fo=2, routed)           0.319   511.008    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/u_cm3_dpu_alu_dp/p_2_in13_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124   511.132 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_5/O
                         net (fo=1, routed)           0.655   511.787    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[1]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.124   511.911 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[1]_i_3/O
                         net (fo=5, routed)           0.634   512.545    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/alu_flags_ex[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.124   512.669 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4/O
                         net (fo=1, routed)           0.951   513.619    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_4_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124   513.743 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=22, routed)          0.897   514.640    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/instr_ccpass_de
    SLICE_X50Y36         LUT2 (Prop_lut2_I1_O)        0.124   514.764 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[3]_i_19/O
                         net (fo=12, routed)          0.810   515.574    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state_reg[3]_0
    SLICE_X49Y33         LUT4 (Prop_lut4_I2_O)        0.150   515.724 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_43/O
                         net (fo=1, routed)           0.758   516.482    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_43_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.326   516.808 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/state[5]_i_19/O
                         net (fo=1, routed)           0.412   517.220    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rst_pc_valid_ex_reg_1
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124   517.344 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.307   517.651    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I1_O)        0.124   517.775 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=6, routed)           0.717   518.493    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X48Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.661   498.640    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X48Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/C
                         clock pessimism              0.568   499.208    
                         clock uncertainty           -0.084   499.125    
    SLICE_X48Y25         FDCE (Setup_fdce_C_CE)      -0.205   498.920    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]
  -------------------------------------------------------------------
                         required time                        498.920    
                         arrival time                        -518.493    
  -------------------------------------------------------------------
                         slack                                -19.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.933%)  route 0.124ns (43.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.221    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.272    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.272    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.999%)  route 0.193ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.193    -0.152    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.272    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.204    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.648    -0.516    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X81Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.288    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[23]
    SLICE_X80Y18         LUT3 (Prop_lut3_I0_O)        0.045    -0.243 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1_n_0
    SLICE_X80Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.922    -0.751    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X80Y18         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]/C
                         clock pessimism              0.249    -0.503    
                         clock uncertainty            0.084    -0.419    
    SLICE_X80Y18         FDRE (Hold_fdre_C_D)         0.120    -0.299    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.654    -0.510    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X79Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.282    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X78Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X78Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X78Y9          FDRE                                         r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.247    -0.497    
                         clock uncertainty            0.084    -0.413    
    SLICE_X78Y9          FDRE (Hold_fdre_C_D)         0.120    -0.293    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.858%)  route 0.135ns (45.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.135    -0.210    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X80Y5          SRL16E                                       r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.272    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X80Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.270    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.718%)  route 0.223ns (61.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.144    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.272    -0.472    
                         clock uncertainty            0.084    -0.388    
    SLICE_X76Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.205    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.498%)  route 0.094ns (33.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.635    -0.529    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X67Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/Q
                         net (fo=7, routed)           0.094    -0.294    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[7]
    SLICE_X66Y2          LUT6 (Prop_lut6_I5_O)        0.045    -0.249 r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_0[1]
    SLICE_X66Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.911    -0.762    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X66Y2          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.084    -0.432    
    SLICE_X66Y2          FDRE (Hold_fdre_C_D)         0.120    -0.312    ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.282%)  route 0.341ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.630    -0.534    ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X71Y15         FDRE                                         r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.406 r  ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=1, routed)           0.341    -0.065    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y3          RAMB36E1                                     r  ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.942    -0.731    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.272    -0.459    
                         clock uncertainty            0.084    -0.376    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.133    ARM_MCU_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.691%)  route 0.168ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.168    -0.200    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.930    -0.743    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X76Y4          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.272    -0.472    
                         clock uncertainty            0.084    -0.388    
    SLICE_X76Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.273    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ARM_MCU_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.873%)  route 0.173ns (55.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.655    -0.509    ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y6          FDRE                                         r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.194    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X80Y6          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.931    -0.742    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X80Y6          SRLC32E                                      r  ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.272    -0.471    
                         clock uncertainty            0.084    -0.387    
    SLICE_X80Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.270    ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SWCLKTCK
  To Clock:  SWCLKTCK

Setup :            0  Failing Endpoints,  Worst Slack       21.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.906ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/PRE
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLKTCK fall@25.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.642ns (24.075%)  route 2.025ns (75.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 30.375 - 25.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.980     7.464    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X55Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.588 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=3, routed)           1.045     8.633    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_0
    SLICE_X62Y59         FDPE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK fall edge)
                                                     25.000    25.000 f  
    C4                                                0.000    25.000 f  TCK (IN)
                         net (fo=0)                   0.000    25.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    26.419 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    28.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.869 f  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.506    30.375    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X62Y59         FDPE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.555    30.930    
                         clock uncertainty           -0.035    30.895    
    SLICE_X62Y59         FDPE (Recov_fdpe_C_PRE)     -0.356    30.539    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv
  -------------------------------------------------------------------
                         required time                         30.539    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                 21.906    

Slack (MET) :             22.513ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (SWCLKTCK fall@25.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.642ns (31.727%)  route 1.381ns (68.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 30.368 - 25.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.980     7.464    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X55Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.588 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TDOi_i_3/O
                         net (fo=3, routed)           0.401     7.989    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_0
    SLICE_X55Y59         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK fall edge)
                                                     25.000    25.000 f  
    C4                                                0.000    25.000 f  TCK (IN)
                         net (fo=0)                   0.000    25.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    26.419 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    28.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.869 f  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.499    30.368    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TCKn
    SLICE_X55Y59         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C  (IS_INVERTED)
                         clock pessimism              0.572    30.940    
                         clock uncertainty           -0.035    30.905    
    SLICE_X55Y59         FDCE (Recov_fdce_C_CLR)     -0.402    30.503    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg
  -------------------------------------------------------------------
                         required time                         30.503    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 22.513    

Slack (MET) :             44.126ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.642ns (11.885%)  route 4.760ns (88.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.820     7.304    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check[33]_i_3/O
                         net (fo=109, routed)         3.940    11.367    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0
    SLICE_X67Y52         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X67Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]/C
                         clock pessimism              0.555    55.934    
                         clock uncertainty           -0.035    55.899    
    SLICE_X67Y52         FDCE (Recov_fdce_C_CLR)     -0.405    55.494    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[15]
  -------------------------------------------------------------------
                         required time                         55.494    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                 44.126    

Slack (MET) :             44.126ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.642ns (11.885%)  route 4.760ns (88.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.820     7.304    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check[33]_i_3/O
                         net (fo=109, routed)         3.940    11.367    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0
    SLICE_X67Y52         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X67Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]/C
                         clock pessimism              0.555    55.934    
                         clock uncertainty           -0.035    55.899    
    SLICE_X67Y52         FDCE (Recov_fdce_C_CLR)     -0.405    55.494    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[17]
  -------------------------------------------------------------------
                         required time                         55.494    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                 44.126    

Slack (MET) :             44.212ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[23]/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.642ns (11.885%)  route 4.760ns (88.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.820     7.304    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check[33]_i_3/O
                         net (fo=109, routed)         3.940    11.367    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0
    SLICE_X66Y52         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X66Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[23]/C
                         clock pessimism              0.555    55.934    
                         clock uncertainty           -0.035    55.899    
    SLICE_X66Y52         FDCE (Recov_fdce_C_CLR)     -0.319    55.580    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[23]
  -------------------------------------------------------------------
                         required time                         55.580    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                 44.212    

Slack (MET) :             44.212ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[24]/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.642ns (11.885%)  route 4.760ns (88.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.820     7.304    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check[33]_i_3/O
                         net (fo=109, routed)         3.940    11.367    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0
    SLICE_X66Y52         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X66Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[24]/C
                         clock pessimism              0.555    55.934    
                         clock uncertainty           -0.035    55.899    
    SLICE_X66Y52         FDCE (Recov_fdce_C_CLR)     -0.319    55.580    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[24]
  -------------------------------------------------------------------
                         required time                         55.580    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                 44.212    

Slack (MET) :             44.212ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.642ns (11.885%)  route 4.760ns (88.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.820     7.304    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.428 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check[33]_i_3/O
                         net (fo=109, routed)         3.940    11.367    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0
    SLICE_X66Y52         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X66Y52         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]/C
                         clock pessimism              0.555    55.934    
                         clock uncertainty           -0.035    55.899    
    SLICE_X66Y52         FDCE (Recov_fdce_C_CLR)     -0.319    55.580    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[25]
  -------------------------------------------------------------------
                         required time                         55.580    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                 44.212    

Slack (MET) :             44.230ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.642ns (12.117%)  route 4.656ns (87.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.998     7.482    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.606 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         3.658    11.264    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0
    SLICE_X64Y50         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X64Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]/C
                         clock pessimism              0.555    55.934    
                         clock uncertainty           -0.035    55.899    
    SLICE_X64Y50         FDCE (Recov_fdce_C_CLR)     -0.405    55.494    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[0]
  -------------------------------------------------------------------
                         required time                         55.494    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 44.230    

Slack (MET) :             44.230ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.642ns (12.117%)  route 4.656ns (87.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.998     7.482    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.606 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         3.658    11.264    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0
    SLICE_X64Y50         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X64Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]/C
                         clock pessimism              0.555    55.934    
                         clock uncertainty           -0.035    55.899    
    SLICE_X64Y50         FDCE (Recov_fdce_C_CLR)     -0.405    55.494    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[1]
  -------------------------------------------------------------------
                         required time                         55.494    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 44.230    

Slack (MET) :             44.230ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (SWCLKTCK rise@50.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.642ns (12.117%)  route 4.656ns (87.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 55.379 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.247    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.343 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.622     5.966    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518     6.484 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.998     7.482    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.124     7.606 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         3.658    11.264    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0
    SLICE_X64Y50         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.510    55.379    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X64Y50         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]/C
                         clock pessimism              0.555    55.934    
                         clock uncertainty           -0.035    55.899    
    SLICE_X64Y50         FDCE (Recov_fdce_C_CLR)     -0.405    55.494    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApBankSel_reg[2]
  -------------------------------------------------------------------
                         required time                         55.494    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                 44.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.731%)  route 0.545ns (72.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.359     2.472    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X55Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[4]_i_2/O
                         net (fo=109, routed)         0.186     2.703    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg
    SLICE_X54Y53         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.832     2.598    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X54Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]/C
                         clock pessimism             -0.632     1.966    
    SLICE_X54Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.899    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.209ns (27.731%)  route 0.545ns (72.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.359     2.472    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X55Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[4]_i_2/O
                         net (fo=109, routed)         0.186     2.703    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg
    SLICE_X54Y53         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.832     2.598    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X54Y53         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]/C
                         clock pessimism             -0.632     1.966    
    SLICE_X54Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.899    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Iptr_reg/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.555%)  route 0.523ns (71.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.289     2.402    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq
    SLICE_X54Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.447 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_State_cdc_check[33]_i_3/O
                         net (fo=109, routed)         0.234     2.681    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0
    SLICE_X53Y56         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Iptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.832     2.598    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X53Y56         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Iptr_reg/C
                         clock pessimism             -0.632     1.966    
    SLICE_X53Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.874    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Iptr_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Optr_reg/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.160%)  route 0.590ns (73.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.331     2.444    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.489 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         0.259     2.748    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg_1
    SLICE_X57Y56         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Optr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X57Y56         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Optr_reg/C
                         clock pessimism             -0.612     1.987    
    SLICE_X57Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.895    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Optr_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapRegSel_reg[0]/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.209ns (24.840%)  route 0.632ns (75.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.359     2.472    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X55Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[4]_i_2/O
                         net (fo=109, routed)         0.273     2.790    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0
    SLICE_X58Y56         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapRegSel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.835     2.601    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X58Y56         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapRegSel_reg[0]/C
                         clock pessimism             -0.612     1.989    
    SLICE_X58Y56         FDCE (Remov_fdce_C_CLR)     -0.067     1.922    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapRegSel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.892%)  route 0.631ns (75.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.359     2.472    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X55Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.517 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg[4]_i_2/O
                         net (fo=109, routed)         0.271     2.788    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/po_trst_n_qq_reg
    SLICE_X56Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.832     2.598    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/SWCLKTCK
    SLICE_X56Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]/C
                         clock pessimism             -0.612     1.986    
    SLICE_X56Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.919    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdr_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.255%)  route 0.653ns (75.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.331     2.444    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.489 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         0.322     2.811    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0
    SLICE_X56Y55         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X56Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]/C
                         clock pessimism             -0.612     1.987    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.920    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.255%)  route 0.653ns (75.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.331     2.444    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.489 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         0.322     2.811    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0
    SLICE_X56Y55         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X56Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]/C
                         clock pessimism             -0.612     1.987    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.920    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.255%)  route 0.653ns (75.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.331     2.444    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.489 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         0.322     2.811    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0
    SLICE_X56Y55         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X56Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]/C
                         clock pessimism             -0.612     1.987    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.920    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - SWCLKTCK rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.255%)  route 0.653ns (75.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.362    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.388 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.949    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164     2.113 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/Q
                         net (fo=4, routed)           0.331     2.444    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.489 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iDBGDOEN_i_2/O
                         net (fo=109, routed)         0.322     2.811    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0
    SLICE_X56Y55         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.833     2.599    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SWCLKTCK
    SLICE_X56Y55         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]/C
                         clock pessimism             -0.612     1.987    
    SLICE_X56Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.920    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.891    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0
  To Clock:  SWCLKTCK

Setup :            0  Failing Endpoints,  Worst Slack        5.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        10.472ns  (logic 0.419ns (4.001%)  route 10.053ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        6.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 55.369 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 39.093 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633    39.093    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.419    39.512 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)         10.053    49.565    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/DBGRESETn
    SLICE_X54Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.500    55.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000    55.369    
                         clock uncertainty           -0.182    55.187    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.494    54.693    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         54.693    
                         arrival time                         -49.565    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (SWCLKTCK rise@50.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@40.000ns)
  Data Path Delay:        10.472ns  (logic 0.419ns (4.001%)  route 10.053ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        6.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 55.369 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 39.093 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    35.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    37.364    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.460 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633    39.093    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.419    39.512 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)         10.053    49.565    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/DBGRESETn
    SLICE_X54Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                     50.000    50.000 r  
    C4                                                0.000    50.000 r  TCK (IN)
                         net (fo=0)                   0.000    50.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419    51.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359    53.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.500    55.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000    55.369    
                         clock uncertainty           -0.182    55.187    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.494    54.693    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         54.693    
                         arrival time                         -49.565    
  -------------------------------------------------------------------
                         slack                                  5.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.128ns (2.826%)  route 4.401ns (97.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          4.401     3.933    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/DBGRESETn
    SLICE_X54Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     2.597    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.182     2.779    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.121     2.658    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.128ns (2.826%)  route 4.401ns (97.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          4.401     3.933    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/DBGRESETn
    SLICE_X54Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     2.597    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.182     2.779    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.121     2.658    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.275    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1
  To Clock:  SWCLKTCK

Setup :            2  Failing Endpoints,  Worst Slack       -4.868ns,  Total Violation       -9.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.868ns  (required time - arrival time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        10.472ns  (logic 0.419ns (4.001%)  route 10.053ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        6.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 505.369 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 499.091 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633   499.091    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.419   499.510 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)         10.053   509.563    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/DBGRESETn
    SLICE_X54Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.500   505.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000   505.369    
                         clock uncertainty           -0.180   505.189    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.494   504.695    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                        504.695    
                         arrival time                        -509.563    
  -------------------------------------------------------------------
                         slack                                 -4.868    

Slack (VIOLATED) :        -4.868ns  (required time - arrival time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (recovery check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (SWCLKTCK rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        10.472ns  (logic 0.419ns (4.001%)  route 10.053ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        6.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 505.369 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 499.091 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.633   499.091    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.419   499.510 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)         10.053   509.563    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/DBGRESETn
    SLICE_X54Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                    500.000   500.000 r  
    C4                                                0.000   500.000 r  TCK (IN)
                         net (fo=0)                   0.000   500.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         1.419   501.419 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.359   503.778    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.869 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.500   505.369    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000   505.369    
                         clock uncertainty           -0.180   505.189    
    SLICE_X54Y57         FDCE (Recov_fdce_C_CLR)     -0.494   504.695    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                        504.695    
                         arrival time                        -509.563    
  -------------------------------------------------------------------
                         slack                                 -4.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.128ns (2.826%)  route 4.401ns (97.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          4.401     3.933    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/DBGRESETn
    SLICE_X54Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     2.597    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.180     2.777    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.121     2.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_q_reg
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
                            (removal check against rising-edge clock SWCLKTCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SWCLKTCK rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.128ns (2.826%)  route 4.401ns (97.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          4.401     3.933    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/DBGRESETn
    SLICE_X54Y57         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SWCLKTCK rise edge)
                                                      0.000     0.000 r  
    C4                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    C4                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.737    TCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  TCK_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     2.597    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/SWCLKTCK
    SLICE_X54Y57         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.180     2.777    
    SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.121     2.656    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/po_trst_n_qq_reg
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.277    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.383ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837     4.197    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X75Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723    18.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.084    19.187    
    SLICE_X75Y38         FDCE (Recov_fdce_C_CLR)     -0.607    18.580    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                 14.383    

Slack (MET) :             14.422ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 0.574ns (11.803%)  route 4.289ns (88.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.749     4.109    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X69Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.674    18.653    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X69Y38         FDCE (Recov_fdce_C_CLR)     -0.607    18.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                 14.422    

Slack (MET) :             14.422ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 0.574ns (11.803%)  route 4.289ns (88.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.749     4.109    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X69Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.674    18.653    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/C
                         clock pessimism              0.568    19.221    
                         clock uncertainty           -0.084    19.138    
    SLICE_X69Y38         FDCE (Recov_fdce_C_CLR)     -0.607    18.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                 14.422    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837     4.197    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X74Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723    18.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X74Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/C
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.084    19.187    
    SLICE_X74Y38         FDCE (Recov_fdce_C_CLR)     -0.521    18.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837     4.197    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X74Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723    18.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X74Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/C
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.084    19.187    
    SLICE_X74Y38         FDCE (Recov_fdce_C_CLR)     -0.521    18.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.495ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.574ns (11.853%)  route 4.269ns (88.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 18.705 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.728     4.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X72Y41         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.726    18.705    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y41         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/C
                         clock pessimism              0.568    19.273    
                         clock uncertainty           -0.084    19.190    
    SLICE_X72Y41         FDCE (Recov_fdce_C_CLR)     -0.607    18.583    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                 14.495    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.574ns (12.199%)  route 4.131ns (87.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.590     3.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X68Y39         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675    18.654    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/C
                         clock pessimism              0.568    19.222    
                         clock uncertainty           -0.084    19.139    
    SLICE_X68Y39         FDCE (Recov_fdce_C_CLR)     -0.607    18.532    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.532    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                 14.581    

Slack (MET) :             14.631ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.574ns (13.029%)  route 3.832ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.291     3.651    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/poreset_n_qq_reg
    SLICE_X53Y51         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.505    18.485    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X53Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.889    
    SLICE_X53Y51         FDCE (Recov_fdce_C_CLR)     -0.607    18.282    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                 14.631    

Slack (MET) :             14.631ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.574ns (13.029%)  route 3.832ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.291     3.651    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/poreset_n_qq_reg
    SLICE_X53Y51         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.505    18.485    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X53Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.084    18.889    
    SLICE_X53Y51         FDCE (Recov_fdce_C_CLR)     -0.607    18.282    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                 14.631    

Slack (MET) :             14.639ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@20.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.574ns (12.214%)  route 4.126ns (87.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 18.706 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.585     3.945    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X72Y43         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.727    18.706    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/C
                         clock pessimism              0.568    19.274    
                         clock uncertainty           -0.084    19.191    
    SLICE_X72Y43         FDCE (Recov_fdce_C_CLR)     -0.607    18.584    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                 14.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.421    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.421    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.421    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.360%)  route 0.533ns (80.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.533     0.065    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/DBGRESETn
    SLICE_X68Y28         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.898    -0.775    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/HCLK
    SLICE_X68Y28         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/C
                         clock pessimism              0.504    -0.271    
    SLICE_X68Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.417    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.128ns (17.942%)  route 0.585ns (82.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.585     0.117    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X63Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X63Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X63Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.421    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/C
                         clock pessimism              0.504    -0.274    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/C
                         clock pessimism              0.504    -0.274    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/C
                         clock pessimism              0.504    -0.274    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/C
                         clock pessimism              0.504    -0.274    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.985%)  route 0.626ns (83.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.626     0.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X63Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.893    -0.780    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X63Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/C
                         clock pessimism              0.504    -0.276    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.422    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0

Setup :         1341  Failing Endpoints,  Worst Slack       -5.615ns,  Total Violation    -5436.862ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.615ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 498.702 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837   504.195    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X75Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723   498.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.568   499.270    
                         clock uncertainty           -0.084   499.187    
    SLICE_X75Y38         FDCE (Recov_fdce_C_CLR)     -0.607   498.580    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                        498.580    
                         arrival time                        -504.195    
  -------------------------------------------------------------------
                         slack                                 -5.615    

Slack (VIOLATED) :        -5.576ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.863ns  (logic 0.574ns (11.803%)  route 4.289ns (88.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 498.653 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.749   504.107    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X69Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.674   498.653    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/C
                         clock pessimism              0.568   499.221    
                         clock uncertainty           -0.084   499.138    
    SLICE_X69Y38         FDCE (Recov_fdce_C_CLR)     -0.607   498.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]
  -------------------------------------------------------------------
                         required time                        498.531    
                         arrival time                        -504.107    
  -------------------------------------------------------------------
                         slack                                 -5.576    

Slack (VIOLATED) :        -5.576ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.863ns  (logic 0.574ns (11.803%)  route 4.289ns (88.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 498.653 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.749   504.107    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X69Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.674   498.653    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/C
                         clock pessimism              0.568   499.221    
                         clock uncertainty           -0.084   499.138    
    SLICE_X69Y38         FDCE (Recov_fdce_C_CLR)     -0.607   498.531    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]
  -------------------------------------------------------------------
                         required time                        498.531    
                         arrival time                        -504.107    
  -------------------------------------------------------------------
                         slack                                 -5.576    

Slack (VIOLATED) :        -5.529ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 498.702 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837   504.195    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X74Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723   498.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X74Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/C
                         clock pessimism              0.568   499.270    
                         clock uncertainty           -0.084   499.187    
    SLICE_X74Y38         FDCE (Recov_fdce_C_CLR)     -0.521   498.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]
  -------------------------------------------------------------------
                         required time                        498.666    
                         arrival time                        -504.195    
  -------------------------------------------------------------------
                         slack                                 -5.529    

Slack (VIOLATED) :        -5.529ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 498.702 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837   504.195    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X74Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723   498.702    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X74Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/C
                         clock pessimism              0.568   499.270    
                         clock uncertainty           -0.084   499.187    
    SLICE_X74Y38         FDCE (Recov_fdce_C_CLR)     -0.521   498.666    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]
  -------------------------------------------------------------------
                         required time                        498.666    
                         arrival time                        -504.195    
  -------------------------------------------------------------------
                         slack                                 -5.529    

Slack (VIOLATED) :        -5.503ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.843ns  (logic 0.574ns (11.853%)  route 4.269ns (88.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 498.705 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.728   504.086    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X72Y41         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.726   498.705    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y41         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/C
                         clock pessimism              0.568   499.273    
                         clock uncertainty           -0.084   499.190    
    SLICE_X72Y41         FDCE (Recov_fdce_C_CLR)     -0.607   498.583    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]
  -------------------------------------------------------------------
                         required time                        498.583    
                         arrival time                        -504.086    
  -------------------------------------------------------------------
                         slack                                 -5.503    

Slack (VIOLATED) :        -5.417ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.705ns  (logic 0.574ns (12.199%)  route 4.131ns (87.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 498.654 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.590   503.948    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X68Y39         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675   498.654    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/C
                         clock pessimism              0.568   499.222    
                         clock uncertainty           -0.084   499.139    
    SLICE_X68Y39         FDCE (Recov_fdce_C_CLR)     -0.607   498.532    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]
  -------------------------------------------------------------------
                         required time                        498.532    
                         arrival time                        -503.948    
  -------------------------------------------------------------------
                         slack                                 -5.417    

Slack (VIOLATED) :        -5.367ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.406ns  (logic 0.574ns (13.029%)  route 3.832ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 498.485 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.291   503.649    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/poreset_n_qq_reg
    SLICE_X53Y51         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.505   498.485    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X53Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/C
                         clock pessimism              0.487   498.972    
                         clock uncertainty           -0.084   498.889    
    SLICE_X53Y51         FDCE (Recov_fdce_C_CLR)     -0.607   498.282    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]
  -------------------------------------------------------------------
                         required time                        498.282    
                         arrival time                        -503.649    
  -------------------------------------------------------------------
                         slack                                 -5.367    

Slack (VIOLATED) :        -5.367ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.406ns  (logic 0.574ns (13.029%)  route 3.832ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 498.485 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.291   503.649    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/poreset_n_qq_reg
    SLICE_X53Y51         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.505   498.485    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X53Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/C
                         clock pessimism              0.487   498.972    
                         clock uncertainty           -0.084   498.889    
    SLICE_X53Y51         FDCE (Recov_fdce_C_CLR)     -0.607   498.282    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]
  -------------------------------------------------------------------
                         required time                        498.282    
                         arrival time                        -503.649    
  -------------------------------------------------------------------
                         slack                                 -5.367    

Slack (VIOLATED) :        -5.359ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@500.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@499.998ns)
  Data Path Delay:        4.700ns  (logic 0.574ns (12.214%)  route 4.126ns (87.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 498.706 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 499.243 - 499.998 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    499.998   499.998 r  
    E3                                                0.000   499.998 r  sys_clock (IN)
                         net (fo=0)                   0.000   499.998    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   501.480 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.713    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   495.643 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   497.362    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   497.458 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785   499.243    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456   499.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541   501.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118   501.358 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.585   503.943    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X72Y43         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    E3                                                0.000   500.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   500.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   501.411 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.573    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   495.249 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   496.888    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   496.979 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.727   498.706    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/C
                         clock pessimism              0.568   499.274    
                         clock uncertainty           -0.084   499.191    
    SLICE_X72Y43         FDCE (Recov_fdce_C_CLR)     -0.607   498.584    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]
  -------------------------------------------------------------------
                         required time                        498.584    
                         arrival time                        -503.943    
  -------------------------------------------------------------------
                         slack                                 -5.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/C
                         clock pessimism              0.504    -0.275    
                         clock uncertainty            0.084    -0.192    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.338    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/C
                         clock pessimism              0.504    -0.275    
                         clock uncertainty            0.084    -0.192    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.338    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/C
                         clock pessimism              0.504    -0.275    
                         clock uncertainty            0.084    -0.192    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.338    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.360%)  route 0.533ns (80.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.533     0.065    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/DBGRESETn
    SLICE_X68Y28         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.898    -0.775    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/HCLK
    SLICE_X68Y28         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.084    -0.188    
    SLICE_X68Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.334    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.128ns (17.942%)  route 0.585ns (82.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.585     0.117    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X63Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X63Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/C
                         clock pessimism              0.504    -0.275    
                         clock uncertainty            0.084    -0.192    
    SLICE_X63Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.338    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/C
                         clock pessimism              0.504    -0.274    
                         clock uncertainty            0.084    -0.191    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.337    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/C
                         clock pessimism              0.504    -0.274    
                         clock uncertainty            0.084    -0.191    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.337    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/C
                         clock pessimism              0.504    -0.274    
                         clock uncertainty            0.084    -0.191    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.337    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/C
                         clock pessimism              0.504    -0.274    
                         clock uncertainty            0.084    -0.191    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.337    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.985%)  route 0.626ns (83.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.626     0.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X63Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.893    -0.780    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X63Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/C
                         clock pessimism              0.504    -0.276    
                         clock uncertainty            0.084    -0.193    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.339    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 19665.291 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837 19664.193    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X75Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723 19665.291    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.568 19665.859    
                         clock uncertainty           -0.084 19665.775    
    SLICE_X75Y38         FDCE (Recov_fdce_C_CLR)     -0.607 19665.168    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                      19665.168    
                         arrival time                       -19664.195    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.863ns  (logic 0.574ns (11.803%)  route 4.289ns (88.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 19665.242 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.749 19664.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X69Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.674 19665.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/C
                         clock pessimism              0.568 19665.811    
                         clock uncertainty           -0.084 19665.727    
    SLICE_X69Y38         FDCE (Recov_fdce_C_CLR)     -0.607 19665.119    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]
  -------------------------------------------------------------------
                         required time                      19665.117    
                         arrival time                       -19664.109    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.863ns  (logic 0.574ns (11.803%)  route 4.289ns (88.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 19665.242 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.749 19664.105    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X69Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.674 19665.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/C
                         clock pessimism              0.568 19665.811    
                         clock uncertainty           -0.084 19665.727    
    SLICE_X69Y38         FDCE (Recov_fdce_C_CLR)     -0.607 19665.119    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]
  -------------------------------------------------------------------
                         required time                      19665.117    
                         arrival time                       -19664.109    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 19665.291 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837 19664.193    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X74Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723 19665.291    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X74Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/C
                         clock pessimism              0.568 19665.859    
                         clock uncertainty           -0.084 19665.775    
    SLICE_X74Y38         FDCE (Recov_fdce_C_CLR)     -0.521 19665.254    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]
  -------------------------------------------------------------------
                         required time                      19665.252    
                         arrival time                       -19664.195    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 19665.291 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837 19664.193    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X74Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723 19665.291    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X74Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/C
                         clock pessimism              0.568 19665.859    
                         clock uncertainty           -0.084 19665.775    
    SLICE_X74Y38         FDCE (Recov_fdce_C_CLR)     -0.521 19665.254    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]
  -------------------------------------------------------------------
                         required time                      19665.252    
                         arrival time                       -19664.195    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.843ns  (logic 0.574ns (11.853%)  route 4.269ns (88.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 19665.293 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.728 19664.086    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X72Y41         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.726 19665.295    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y41         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/C
                         clock pessimism              0.568 19665.863    
                         clock uncertainty           -0.084 19665.779    
    SLICE_X72Y41         FDCE (Recov_fdce_C_CLR)     -0.607 19665.172    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]
  -------------------------------------------------------------------
                         required time                      19665.170    
                         arrival time                       -19664.086    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.705ns  (logic 0.574ns (12.199%)  route 4.131ns (87.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 19665.242 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.590 19663.947    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X68Y39         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675 19665.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/C
                         clock pessimism              0.568 19665.812    
                         clock uncertainty           -0.084 19665.729    
    SLICE_X68Y39         FDCE (Recov_fdce_C_CLR)     -0.607 19665.121    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]
  -------------------------------------------------------------------
                         required time                      19665.119    
                         arrival time                       -19663.951    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.406ns  (logic 0.574ns (13.029%)  route 3.832ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19665.072 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.291 19663.648    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/poreset_n_qq_reg
    SLICE_X53Y51         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.505 19665.074    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X53Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/C
                         clock pessimism              0.487 19665.562    
                         clock uncertainty           -0.084 19665.479    
    SLICE_X53Y51         FDCE (Recov_fdce_C_CLR)     -0.607 19664.871    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]
  -------------------------------------------------------------------
                         required time                      19664.869    
                         arrival time                       -19663.650    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.406ns  (logic 0.574ns (13.029%)  route 3.832ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19665.072 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.291 19663.648    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/poreset_n_qq_reg
    SLICE_X53Y51         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.505 19665.074    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X53Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/C
                         clock pessimism              0.487 19665.562    
                         clock uncertainty           -0.084 19665.479    
    SLICE_X53Y51         FDCE (Recov_fdce_C_CLR)     -0.607 19664.871    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]
  -------------------------------------------------------------------
                         required time                      19664.869    
                         arrival time                       -19663.650    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.588ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@19666.588ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@19660.000ns)
  Data Path Delay:        4.700ns  (logic 0.574ns (12.214%)  route 4.126ns (87.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 19665.295 - 19666.588 ) 
    Source Clock Delay      (SCD):    -0.755ns = ( 19659.246 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                  19660.000 19660.000 r  
    E3                                                0.000 19660.000 r  sys_clock (IN)
                         net (fo=0)                   0.000 19660.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482 19661.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 19662.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070 19655.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719 19657.363    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 19657.459 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785 19659.244    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456 19659.699 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541 19661.240    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118 19661.357 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.585 19663.941    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X72Y43         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                  19666.588 19666.588 r  
    E3                                                0.000 19666.588 r  sys_clock (IN)
                         net (fo=0)                   0.000 19666.588    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411 19668.000 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 19669.162    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324 19661.838 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639 19663.477    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 19663.568 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.727 19665.295    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/C
                         clock pessimism              0.568 19665.863    
                         clock uncertainty           -0.084 19665.779    
    SLICE_X72Y43         FDCE (Recov_fdce_C_CLR)     -0.607 19665.172    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]
  -------------------------------------------------------------------
                         required time                      19665.170    
                         arrival time                       -19663.945    
  -------------------------------------------------------------------
                         slack                                  1.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/C
                         clock pessimism              0.504    -0.275    
                         clock uncertainty            0.084    -0.192    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.338    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/C
                         clock pessimism              0.504    -0.275    
                         clock uncertainty            0.084    -0.192    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.338    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/C
                         clock pessimism              0.504    -0.275    
                         clock uncertainty            0.084    -0.192    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.338    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.360%)  route 0.533ns (80.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.533     0.065    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/DBGRESETn
    SLICE_X68Y28         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.898    -0.775    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/HCLK
    SLICE_X68Y28         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/C
                         clock pessimism              0.504    -0.271    
                         clock uncertainty            0.084    -0.188    
    SLICE_X68Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.334    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.128ns (17.942%)  route 0.585ns (82.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.585     0.117    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X63Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X63Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/C
                         clock pessimism              0.504    -0.275    
                         clock uncertainty            0.084    -0.192    
    SLICE_X63Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.338    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/C
                         clock pessimism              0.504    -0.274    
                         clock uncertainty            0.084    -0.191    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.337    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/C
                         clock pessimism              0.504    -0.274    
                         clock uncertainty            0.084    -0.191    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.337    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/C
                         clock pessimism              0.504    -0.274    
                         clock uncertainty            0.084    -0.191    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.337    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/C
                         clock pessimism              0.504    -0.274    
                         clock uncertainty            0.084    -0.191    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.337    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.985%)  route 0.626ns (83.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.626     0.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X63Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.893    -0.780    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X63Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/C
                         clock pessimism              0.504    -0.276    
                         clock uncertainty            0.084    -0.193    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.339    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1
  To Clock:  clk_out1_ARM_MCU_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack      161.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             161.051ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 165.368 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837     4.197    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X75Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723   165.368    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X75Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]/C
                         clock pessimism              0.568   165.936    
                         clock uncertainty           -0.082   165.855    
    SLICE_X75Y38         FDCE (Recov_fdce_C_CLR)     -0.607   165.248    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[19]
  -------------------------------------------------------------------
                         required time                        165.248    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                161.051    

Slack (MET) :             161.090ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 0.574ns (11.803%)  route 4.289ns (88.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 165.319 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.749     4.109    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X69Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.674   165.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]/C
                         clock pessimism              0.568   165.887    
                         clock uncertainty           -0.082   165.806    
    SLICE_X69Y38         FDCE (Recov_fdce_C_CLR)     -0.607   165.199    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[28]
  -------------------------------------------------------------------
                         required time                        165.199    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                161.090    

Slack (MET) :             161.090ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 0.574ns (11.803%)  route 4.289ns (88.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 165.319 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.749     4.109    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X69Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.674   165.319    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X69Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]/C
                         clock pessimism              0.568   165.887    
                         clock uncertainty           -0.082   165.806    
    SLICE_X69Y38         FDCE (Recov_fdce_C_CLR)     -0.607   165.199    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[5]
  -------------------------------------------------------------------
                         required time                        165.199    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                161.090    

Slack (MET) :             161.137ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 165.368 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837     4.197    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X74Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723   165.368    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X74Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]/C
                         clock pessimism              0.568   165.936    
                         clock uncertainty           -0.082   165.855    
    SLICE_X74Y38         FDCE (Recov_fdce_C_CLR)     -0.521   165.334    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[20]
  -------------------------------------------------------------------
                         required time                        165.334    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                161.137    

Slack (MET) :             161.137ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.574ns (11.593%)  route 4.377ns (88.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 165.368 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.837     4.197    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X74Y38         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.723   165.368    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X74Y38         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]/C
                         clock pessimism              0.568   165.936    
                         clock uncertainty           -0.082   165.855    
    SLICE_X74Y38         FDCE (Recov_fdce_C_CLR)     -0.521   165.334    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[24]
  -------------------------------------------------------------------
                         required time                        165.334    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                161.137    

Slack (MET) :             161.163ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.574ns (11.853%)  route 4.269ns (88.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns = ( 165.371 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.728     4.088    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X72Y41         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.726   165.371    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y41         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]/C
                         clock pessimism              0.568   165.939    
                         clock uncertainty           -0.082   165.858    
    SLICE_X72Y41         FDCE (Recov_fdce_C_CLR)     -0.607   165.251    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[4]
  -------------------------------------------------------------------
                         required time                        165.251    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                161.163    

Slack (MET) :             161.249ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.574ns (12.199%)  route 4.131ns (87.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 165.320 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.590     3.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X68Y39         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.675   165.320    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X68Y39         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]/C
                         clock pessimism              0.568   165.888    
                         clock uncertainty           -0.082   165.807    
    SLICE_X68Y39         FDCE (Recov_fdce_C_CLR)     -0.607   165.200    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_fault_1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.200    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                161.249    

Slack (MET) :             161.299ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.574ns (13.029%)  route 3.832ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 165.151 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.291     3.651    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/poreset_n_qq_reg
    SLICE_X53Y51         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.505   165.151    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X53Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]/C
                         clock pessimism              0.487   165.638    
                         clock uncertainty           -0.082   165.557    
    SLICE_X53Y51         FDCE (Recov_fdce_C_CLR)     -0.607   164.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[0]
  -------------------------------------------------------------------
                         required time                        164.950    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                161.299    

Slack (MET) :             161.299ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.574ns (13.029%)  route 3.832ns (86.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 165.151 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.291     3.651    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/poreset_n_qq_reg
    SLICE_X53Y51         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.505   165.151    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X53Y51         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]/C
                         clock pessimism              0.487   165.638    
                         clock uncertainty           -0.082   165.557    
    SLICE_X53Y51         FDCE (Recov_fdce_C_CLR)     -0.607   164.950    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_pc_lr_ex_reg[1]
  -------------------------------------------------------------------
                         required time                        164.950    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                161.299    

Slack (MET) :             161.307ns  (required time - arrival time)
  Source:                 ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@166.666ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.574ns (12.214%)  route 4.126ns (87.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 165.372 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.785    -0.755    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X63Y24         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456    -0.299 r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=5, routed)           1.541     1.242    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.118     1.360 f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=557, routed)         2.585     3.945    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/poreset_n_qq_reg
    SLICE_X72Y43         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                    166.666   166.666 r  
    E3                                                0.000   166.666 r  sys_clock (IN)
                         net (fo=0)                   0.000   166.666    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   168.077 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.239    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   161.915 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   163.554    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   163.645 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        1.727   165.372    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X72Y43         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]/C
                         clock pessimism              0.568   165.940    
                         clock uncertainty           -0.082   165.859    
    SLICE_X72Y43         FDCE (Recov_fdce_C_CLR)     -0.607   165.252    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[22]
  -------------------------------------------------------------------
                         required time                        165.252    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                161.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.421    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.421    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.994%)  route 0.512ns (80.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.512     0.044    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X65Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X65Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X65Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.421    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.360%)  route 0.533ns (80.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.533     0.065    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/DBGRESETn
    SLICE_X68Y28         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.898    -0.775    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/HCLK
    SLICE_X68Y28         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg/C
                         clock pessimism              0.504    -0.271    
    SLICE_X68Y28         FDCE (Remov_fdce_C_CLR)     -0.146    -0.417    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cm3_code_mux/d_trans_active_reg_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.128ns (17.942%)  route 0.585ns (82.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.585     0.117    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X63Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.894    -0.779    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X63Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]/C
                         clock pessimism              0.504    -0.275    
    SLICE_X63Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.421    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]/C
                         clock pessimism              0.504    -0.274    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]/C
                         clock pessimism              0.504    -0.274    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]/C
                         clock pessimism              0.504    -0.274    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.128ns (17.024%)  route 0.624ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.624     0.156    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X67Y26         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.895    -0.778    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X67Y26         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]/C
                         clock pessimism              0.504    -0.274    
    SLICE_X67Y26         FDCE (Remov_fdce_C_CLR)     -0.146    -0.420    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_ARM_MCU_clk_wiz_0_0_1  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ARM_MCU_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.985%)  route 0.626ns (83.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.568    -0.596    ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/slowest_sync_clk
    SLICE_X67Y56         FDRE                                         r  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.468 f  ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/FDRE_inst/Q
                         net (fo=46, routed)          0.626     0.157    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/DBGRESETn
    SLICE_X63Y25         FDCE                                         f  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ARM_MCU_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_in1_ARM_MCU_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1_ARM_MCU_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3409, routed)        0.893    -0.780    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/HCLK
    SLICE_X63Y25         FDCE                                         r  ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]/C
                         clock pessimism              0.504    -0.276    
    SLICE_X63Y25         FDCE (Remov_fdce_C_CLR)     -0.146    -0.422    ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.580    





