ResetHalt

; Set VBR to the beginning of what will be SRAM
; VBR is an absolute CPU register
writecontrolreg 0x0801 0x20000000

; Set RAMBAR (SRAM)
writecontrolreg 0x0C05 0x20000021

; Set FLASHBAR (Flash)
writecontrolreg 0x0C04 0x00000061

; Enable PST[3:0] signals
writemem.b 0x40100074 0x0F

; Clear CFMPROT - CFM Protection Register
writemem.l 0x401D0010 0x0

; Clear CFMDACC - CFM Data Access Register
writemem.l 0x401D0018 0x0

; Enable OTHER_A7 //Added by TT 12-Oct-2014
writecontrolreg 0x0002 0x00000010
