#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf0d880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xef41b0 .scope module, "tb" "tb" 3 109;
 .timescale -12 -12;
L_0xf0bc60 .functor NOT 1, L_0xf4f2e0, C4<0>, C4<0>, C4<0>;
L_0xf0c3e0 .functor XOR 1, L_0xf4ef90, L_0xf4f030, C4<0>, C4<0>;
L_0xf0c8e0 .functor XOR 1, L_0xf0c3e0, L_0xf4f170, C4<0>, C4<0>;
v0xf3dcf0_0 .net *"_ivl_10", 0 0, L_0xf4f170;  1 drivers
v0xf3ddf0_0 .net *"_ivl_12", 0 0, L_0xf0c8e0;  1 drivers
v0xf3ded0_0 .net *"_ivl_2", 0 0, L_0xf4eef0;  1 drivers
v0xf3df90_0 .net *"_ivl_4", 0 0, L_0xf4ef90;  1 drivers
v0xf3e070_0 .net *"_ivl_6", 0 0, L_0xf4f030;  1 drivers
v0xf3e1a0_0 .net *"_ivl_8", 0 0, L_0xf0c3e0;  1 drivers
v0xf3e280_0 .var "clk", 0 0;
v0xf3e320_0 .net "in", 0 0, v0xf3cc70_0;  1 drivers
v0xf3e3c0_0 .net "out_dut", 0 0, v0xf3d730_0;  1 drivers
v0xf3e4f0_0 .net "out_ref", 0 0, L_0xf4ed60;  1 drivers
v0xf3e590_0 .net "reset", 0 0, v0xf3cd40_0;  1 drivers
v0xf3e630_0 .var/2u "stats1", 159 0;
v0xf3e6d0_0 .var/2u "strobe", 0 0;
v0xf3e790_0 .net "tb_match", 0 0, L_0xf4f2e0;  1 drivers
v0xf3e830_0 .net "tb_mismatch", 0 0, L_0xf0bc60;  1 drivers
v0xf3e8d0_0 .net "wavedrom_enable", 0 0, v0xf3cee0_0;  1 drivers
v0xf3e9a0_0 .net "wavedrom_title", 511 0, v0xf3cfd0_0;  1 drivers
L_0xf4eef0 .concat [ 1 0 0 0], L_0xf4ed60;
L_0xf4ef90 .concat [ 1 0 0 0], L_0xf4ed60;
L_0xf4f030 .concat [ 1 0 0 0], v0xf3d730_0;
L_0xf4f170 .concat [ 1 0 0 0], L_0xf4ed60;
L_0xf4f2e0 .cmp/eeq 1, L_0xf4eef0, L_0xf0c8e0;
S_0xefe380 .scope module, "good1" "reference_module" 3 150, 3 4 0, S_0xef41b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0xf19ef0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xf19f30 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xf19f70 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xf19fb0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0xf117f0_0 .net *"_ivl_0", 31 0, L_0xf3ebb0;  1 drivers
L_0x7fd45eb3d018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf119e0_0 .net *"_ivl_3", 29 0, L_0x7fd45eb3d018;  1 drivers
L_0x7fd45eb3d060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xf0b7d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd45eb3d060;  1 drivers
v0xf0ba70_0 .net "clk", 0 0, v0xf3e280_0;  1 drivers
v0xf0bd30_0 .net "in", 0 0, v0xf3cc70_0;  alias, 1 drivers
v0xf0c530_0 .var "next", 1 0;
v0xf0c9f0_0 .net "out", 0 0, L_0xf4ed60;  alias, 1 drivers
v0xf3bc20_0 .net "reset", 0 0, v0xf3cd40_0;  alias, 1 drivers
v0xf3bce0_0 .var "state", 1 0;
E_0xef1150 .event posedge, v0xf0ba70_0;
E_0xef0ef0 .event anyedge, v0xf3bce0_0, v0xf0bd30_0;
L_0xf3ebb0 .concat [ 2 30 0 0], v0xf3bce0_0, L_0x7fd45eb3d018;
L_0xf4ed60 .cmp/eq 32, L_0xf3ebb0, L_0x7fd45eb3d060;
S_0xf3bed0 .scope module, "stim1" "stimulus_gen" 3 145, 3 33 0, S_0xef41b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0xf3cba0_0 .net "clk", 0 0, v0xf3e280_0;  alias, 1 drivers
v0xf3cc70_0 .var "in", 0 0;
v0xf3cd40_0 .var "reset", 0 0;
v0xf3ce40_0 .net "tb_match", 0 0, L_0xf4f2e0;  alias, 1 drivers
v0xf3cee0_0 .var "wavedrom_enable", 0 0;
v0xf3cfd0_0 .var "wavedrom_title", 511 0;
E_0xed79f0/0 .event negedge, v0xf0ba70_0;
E_0xed79f0/1 .event posedge, v0xf0ba70_0;
E_0xed79f0 .event/or E_0xed79f0/0, E_0xed79f0/1;
S_0xf3c170 .scope task, "reset_test" "reset_test" 3 41, 3 41 0, S_0xf3bed0;
 .timescale -12 -12;
v0xf3c3b0_0 .var/2u "arfail", 0 0;
v0xf3c490_0 .var "async", 0 0;
v0xf3c550_0 .var/2u "datafail", 0 0;
v0xf3c5f0_0 .var/2u "srfail", 0 0;
E_0xf1ef80 .event negedge, v0xf0ba70_0;
TD_tb.stim1.reset_test ;
    %wait E_0xef1150;
    %wait E_0xef1150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cd40_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xef1150;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf1ef80;
    %load/vec4 v0xf3ce40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf3c550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cd40_0, 0;
    %wait E_0xef1150;
    %load/vec4 v0xf3ce40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf3c3b0_0, 0, 1;
    %wait E_0xef1150;
    %load/vec4 v0xf3ce40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xf3c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cd40_0, 0;
    %load/vec4 v0xf3c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 55 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xf3c3b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xf3c490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xf3c550_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xf3c490_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 57 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xf3c6b0 .scope task, "wavedrom_start" "wavedrom_start" 3 68, 3 68 0, S_0xf3bed0;
 .timescale -12 -12;
v0xf3c8b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf3c990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 71, 3 71 0, S_0xf3bed0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf3d130 .scope module, "top_module1" "top_module" 3 156, 4 1 0, S_0xef41b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
enum0xed9b90 .enum4 (2)
   "A" 2'b00,
   "B" 2'b01,
   "C" 2'b10,
   "D" 2'b11
 ;
v0xf3d470_0 .net "clk", 0 0, v0xf3e280_0;  alias, 1 drivers
v0xf3d580_0 .net "in", 0 0, v0xf3cc70_0;  alias, 1 drivers
v0xf3d690_0 .var "next_state", 1 0;
v0xf3d730_0 .var "out", 0 0;
v0xf3d7f0_0 .net "reset", 0 0, v0xf3cd40_0;  alias, 1 drivers
v0xf3d930_0 .var "state", 1 0;
E_0xef1aa0 .event posedge, v0xf3bc20_0, v0xf0ba70_0;
E_0xf3d3f0 .event anyedge, v0xf3d930_0, v0xf0bd30_0;
S_0xf3da90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 164, 3 164 0, S_0xef41b0;
 .timescale -12 -12;
E_0xf3dc70 .event anyedge, v0xf3e6d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf3e6d0_0;
    %nor/r;
    %assign/vec4 v0xf3e6d0_0, 0;
    %wait E_0xf3dc70;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf3bed0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %wait E_0xf1ef80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cd40_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cd40_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xef1150;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %wait E_0xf1ef80;
    %fork TD_tb.stim1.wavedrom_stop, S_0xf3c990;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xed79f0;
    %vpi_func 3 100 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xf3cc70_0, 0;
    %vpi_func 3 101 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xf3cd40_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xefe380;
T_5 ;
Ewait_0 .event/or E_0xef0ef0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xf3bce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0xf0bd30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0xf0c530_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0xf0bd30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 2;
    %store/vec4 v0xf0c530_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xf0bd30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0xf0c530_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0xf0bd30_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 2;
    %store/vec4 v0xf0c530_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xefe380;
T_6 ;
    %wait E_0xef1150;
    %load/vec4 v0xf3bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf3bce0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xf0c530_0;
    %assign/vec4 v0xf3bce0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf3d130;
T_7 ;
Ewait_1 .event/or E_0xf3d3f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xf3d930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0xf3d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
T_7.7 ;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0xf3d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
T_7.9 ;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0xf3d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
T_7.11 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0xf3d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xf3d690_0, 0, 2;
T_7.13 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xf3d130;
T_8 ;
    %wait E_0xef1aa0;
    %load/vec4 v0xf3d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xf3d930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xf3d690_0;
    %assign/vec4 v0xf3d930_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xf3d130;
T_9 ;
    %wait E_0xef1aa0;
    %load/vec4 v0xf3d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3d730_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xf3d930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3d730_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3d730_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3d730_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf3d730_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf3d730_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xef41b0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf3e280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf3e6d0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0xef41b0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0xf3e280_0;
    %inv;
    %store/vec4 v0xf3e280_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0xef41b0;
T_12 ;
    %vpi_call/w 3 137 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 138 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf3cba0_0, v0xf3e830_0, v0xf3e280_0, v0xf3e320_0, v0xf3e590_0, v0xf3e4f0_0, v0xf3e3c0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0xef41b0;
T_13 ;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 176 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 177 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 178 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0xef41b0;
T_14 ;
    %wait E_0xed79f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf3e630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf3e630_0, 4, 32;
    %load/vec4 v0xf3e790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf3e630_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf3e630_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf3e630_0, 4, 32;
T_14.0 ;
    %load/vec4 v0xf3e4f0_0;
    %load/vec4 v0xf3e4f0_0;
    %load/vec4 v0xf3e3c0_0;
    %xor;
    %load/vec4 v0xf3e4f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf3e630_0, 4, 32;
T_14.6 ;
    %load/vec4 v0xf3e630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf3e630_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm3s/fsm3s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/fsm3s/iter0/response0/top_module.sv";
