[{"DBLP title": "Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0.", "DBLP authors": ["Naveen Muralimanohar", "Rajeev Balasubramonian", "Norman P. Jouppi"], "year": 2007, "MAG papers": [{"PaperId": 2160428323, "PaperTitle": "optimizing nuca organizations and wiring alternatives for large caches with cacti 6 0", "Year": 2007, "CitationCount": 632, "EstimatedCitation": 728, "Affiliations": {"hewlett packard": 1.0, "university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Process Variation Tolerant 3T1D-Based Cache Architectures.", "DBLP authors": ["Xiaoyao Liang", "Ramon Canal", "Gu-Yeon Wei", "David M. Brooks"], "year": 2007, "MAG papers": [{"PaperId": 2105102111, "PaperTitle": "process variation tolerant 3t1d based cache architectures", "Year": 2007, "CitationCount": 300, "EstimatedCitation": 306, "Affiliations": {"harvard university": 3.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing.", "DBLP authors": ["Radu Teodorescu", "Jun Nakano", "Abhishek Tiwari", "Josep Torrellas"], "year": 2007, "MAG papers": [{"PaperId": 2098736822, "PaperTitle": "mitigating parameter variation with dynamic fine grain body biasing", "Year": 2007, "CitationCount": 115, "EstimatedCitation": 141, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Optimal versus Heuristic Global Code Scheduling.", "DBLP authors": ["Sebastian Winkel"], "year": 2007, "MAG papers": [{"PaperId": 3151280928, "PaperTitle": "optimal versus heuristic global code scheduling", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 88, "Affiliations": {}}, {"PaperId": 2124709594, "PaperTitle": "optimal versus heuristic global code scheduling", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Global Multi-Threaded Instruction Scheduling.", "DBLP authors": ["Guilherme Ottoni", "David I. August"], "year": 2007, "MAG papers": [{"PaperId": 2150181997, "PaperTitle": "global multi threaded instruction scheduling", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 54, "Affiliations": {"princeton university": 2.0}}, {"PaperId": 3148731126, "PaperTitle": "global multi threaded instruction scheduling", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 83, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Revisiting the Sequential Programming Model for Multi-Core.", "DBLP authors": ["Matthew J. Bridges", "Neil Vachharajani", "Yun Zhang", "Thomas B. Jablin", "David I. August"], "year": 2007, "MAG papers": [{"PaperId": 2121319784, "PaperTitle": "revisiting the sequential programming model for multi core", "Year": 2007, "CitationCount": 139, "EstimatedCitation": 181, "Affiliations": {"princeton university": 5.0}}], "source": "ES"}, {"DBLP title": "Penelope: The NBTI-Aware Processor.", "DBLP authors": ["Jaume Abella", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2007, "MAG papers": [{"PaperId": 2136066624, "PaperTitle": "penelope the nbti aware processor", "Year": 2007, "CitationCount": 168, "EstimatedCitation": 252, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation.", "DBLP authors": ["Kypros Constantinides", "Onur Mutlu", "Todd M. Austin", "Valeria Bertacco"], "year": 2007, "MAG papers": [{"PaperId": 3148627525, "PaperTitle": "software based online detection of hardware defects mechanisms architectural support and evaluation", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 61, "Affiliations": {}}, {"PaperId": 2163890539, "PaperTitle": "software based online detection of hardware defects mechanisms architectural support and evaluation", "Year": 2007, "CitationCount": 112, "EstimatedCitation": 140, "Affiliations": {"microsoft": 1.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Self-calibrating Online Wearout Detection.", "DBLP authors": ["Jason A. Blome", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2007, "MAG papers": [{"PaperId": 2167678606, "PaperTitle": "self calibrating online wearout detection", "Year": 2007, "CitationCount": 85, "EstimatedCitation": 128, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Implementing Signatures for Transactional Memory.", "DBLP authors": ["Daniel S\u00e1nchez", "Luke Yen", "Mark D. Hill", "Karthikeyan Sankaralingam"], "year": 2007, "MAG papers": [{"PaperId": 2141463837, "PaperTitle": "implementing signatures for transactional memory", "Year": 2007, "CitationCount": 128, "EstimatedCitation": 181, "Affiliations": {"university of wisconsin madison": 4.0}}, {"PaperId": 3145543123, "PaperTitle": "implementing signatures for transactional memory", "Year": 2007, "CitationCount": 85, "EstimatedCitation": 129, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs.", "DBLP authors": ["Mrinmoy Ghosh", "Hsien-Hsin S. Lee"], "year": 2007, "MAG papers": [{"PaperId": 2171148960, "PaperTitle": "smart refresh an enhanced memory controller design for reducing energy in conventional and 3d die stacked drams", "Year": 2007, "CitationCount": 271, "EstimatedCitation": 275, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors.", "DBLP authors": ["Onur Mutlu", "Thomas Moscibroda"], "year": 2007, "MAG papers": [{"PaperId": 2098040113, "PaperTitle": "stall time fair memory access scheduling for chip multiprocessors", "Year": 2007, "CitationCount": 498, "EstimatedCitation": 655, "Affiliations": {"microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of Cache Coherence Protocols on the Processing of Network Traffic.", "DBLP authors": ["Amit Kumar", "Ram Huggahalli"], "year": 2007, "MAG papers": [{"PaperId": 3147196396, "PaperTitle": "impact of cache coherence protocols on the processing of network traffic", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}}, {"PaperId": 2150452703, "PaperTitle": "impact of cache coherence protocols on the processing of network traffic", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 51, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "Flattened Butterfly Topology for On-Chip Networks.", "DBLP authors": ["John Kim", "James D. Balfour", "William J. Dally"], "year": 2007, "MAG papers": [{"PaperId": 2122337686, "PaperTitle": "flattened butterfly topology for on chip networks", "Year": 2007, "CitationCount": 289, "EstimatedCitation": 551, "Affiliations": {"stanford university": 3.0}}, {"PaperId": 2066162922, "PaperTitle": "flattened butterfly topology for on chip networks", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 67, "Affiliations": {"stanford university": 3.0}}, {"PaperId": 3150157207, "PaperTitle": "flattened butterfly topology for on chip networks", "Year": 2007, "CitationCount": 147, "EstimatedCitation": 226, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly.", "DBLP authors": ["Brian Rogers", "Siddhartha Chhabra", "Milos Prvulovic", "Yan Solihin"], "year": 2007, "MAG papers": [{"PaperId": 3148657381, "PaperTitle": "using address independent seed encryption and bonsai merkle trees to make secure processors os and performance friendly", "Year": 2007, "CitationCount": 59, "EstimatedCitation": 89, "Affiliations": {}}, {"PaperId": 2131284883, "PaperTitle": "using address independent seed encryption and bonsai merkle trees to make secure processors os and performance friendly", "Year": 2007, "CitationCount": 181, "EstimatedCitation": 241, "Affiliations": {"north carolina state university": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding.", "DBLP authors": ["Jangwoo Kim", "Nikos Hardavellas", "Ken Mai", "Babak Falsafi", "James C. Hoe"], "year": 2007, "MAG papers": [{"PaperId": 2157447136, "PaperTitle": "multi bit error tolerant caches using two dimensional error coding", "Year": 2007, "CitationCount": 300, "EstimatedCitation": 354, "Affiliations": {"carnegie mellon university": 5.0}}], "source": "ES"}, {"DBLP title": "Argus: Low-Cost, Comprehensive Error Detection in Simple Cores.", "DBLP authors": ["Albert Meixner", "Michael E. Bauer", "Daniel J. Sorin"], "year": 2007, "MAG papers": [{"PaperId": 2128941141, "PaperTitle": "argus low cost comprehensive error detection in simple cores", "Year": 2007, "CitationCount": 234, "EstimatedCitation": 349, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging 3D Technology for Improved Reliability.", "DBLP authors": ["Niti Madan", "Rajeev Balasubramonian"], "year": 2007, "MAG papers": [{"PaperId": 3147229947, "PaperTitle": "leveraging 3d technology for improved reliability", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}, {"PaperId": 2097161612, "PaperTitle": "leveraging 3d technology for improved reliability", "Year": 2007, "CitationCount": 83, "EstimatedCitation": 199, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Effective Optimistic-Checker Tandem Core Design through Architectural Pruning.", "DBLP authors": ["Francisco J. Mesa-Martinez", "Jose Renau"], "year": 2007, "MAG papers": [{"PaperId": 2144005128, "PaperTitle": "effective optimistic checker tandem core design through architectural pruning", "Year": 2007, "CitationCount": 101, "EstimatedCitation": 105, "Affiliations": {"university of california santa cruz": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators.", "DBLP authors": ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Jebediah Keefe", "Hari Angepat"], "year": 2007, "MAG papers": [{"PaperId": 3137094666, "PaperTitle": "fpga accelerated simulation technologies fast fast full system cycle accurate simulators", "Year": 2007, "CitationCount": 126, "EstimatedCitation": 236, "Affiliations": {"university of texas at austin": 8.0}}], "source": "ES"}, {"DBLP title": "Microarchitectural Design Space Exploration Using an Architecture-Centric Approach.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Michael F. P. O'Boyle"], "year": 2007, "MAG papers": [{"PaperId": 2161381500, "PaperTitle": "microarchitectural design space exploration using an architecture centric approach", "Year": 2007, "CitationCount": 78, "EstimatedCitation": 108, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Informed Microarchitecture Design Space Exploration Using Workload Dynamics.", "DBLP authors": ["Chang-Burm Cho", "Wangyuan Zhang", "Tao Li"], "year": 2007, "MAG papers": [{"PaperId": 2132269953, "PaperTitle": "informed microarchitecture design space exploration using workload dynamics", "Year": 2007, "CitationCount": 217, "EstimatedCitation": 329, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Time Interpolation: So Many Metrics, So Few Registers.", "DBLP authors": ["Todd Mytkowicz", "Peter F. Sweeney", "Matthias Hauswirth", "Amer Diwan"], "year": 2007, "MAG papers": [{"PaperId": 2122429238, "PaperTitle": "time interpolation so many metrics so few registers", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications.", "DBLP authors": ["Yuan Chou"], "year": 2007, "MAG papers": [{"PaperId": 2134953908, "PaperTitle": "low cost epoch based correlation prefetching for commercial applications", "Year": 2007, "CitationCount": 47, "EstimatedCitation": 70, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy.", "DBLP authors": ["Jason Zebchuk", "Elham Safi", "Andreas Moshovos"], "year": 2007, "MAG papers": [{"PaperId": 2110683663, "PaperTitle": "a framework for coarse grain optimizations in the on chip memory hierarchy", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 80, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors.", "DBLP authors": ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "year": 2007, "MAG papers": [{"PaperId": 2146743175, "PaperTitle": "uncorq unconstrained snoop request delivery in embedded ring multiprocessors", "Year": 2007, "CitationCount": 76, "EstimatedCitation": 112, "Affiliations": {"university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "A Framework for Providing Quality of Service in Chip Multi-Processors.", "DBLP authors": ["Fei Guo", "Yan Solihin", "Li Zhao", "Ravishankar R. Iyer"], "year": 2007, "MAG papers": [{"PaperId": 2107223062, "PaperTitle": "a framework for providing quality of service in chip multi processors", "Year": 2007, "CitationCount": 106, "EstimatedCitation": 154, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs.", "DBLP authors": ["William Thies", "Vikram Chandrasekhar", "Saman P. Amarasinghe"], "year": 2007, "MAG papers": [{"PaperId": 2151307463, "PaperTitle": "a practical approach to exploiting coarse grained pipeline parallelism in c programs", "Year": 2007, "CitationCount": 145, "EstimatedCitation": 257, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures.", "DBLP authors": ["Michael L. Chu", "Rajiv A. Ravindran", "Scott A. Mahlke"], "year": 2007, "MAG papers": [{"PaperId": 2099746875, "PaperTitle": "data access partitioning for fine grain parallelism on multicore architectures", "Year": 2007, "CitationCount": 128, "EstimatedCitation": 130, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Composable Lightweight Processors.", "DBLP authors": ["Changkyu Kim", "Simha Sethumadhavan", "M. S. Govindan", "Nitya Ranganathan", "Divya Gulati", "Doug Burger", "Stephen W. Keckler"], "year": 2007, "MAG papers": [{"PaperId": 3137536588, "PaperTitle": "composable lightweight processors", "Year": 2007, "CitationCount": 164, "EstimatedCitation": 245, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration.", "DBLP authors": ["Thomas Y. Yeh", "Petros Faloutsos", "Milos D. Ercegovac", "Sanjay J. Patel", "Glenn Reinman"], "year": 2007, "MAG papers": [{"PaperId": 3142988090, "PaperTitle": "the art of deception adaptive precision reduction for area efficient physics acceleration", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}, {"PaperId": 2059385825, "PaperTitle": "the art of deception adaptive precision reduction for area efficient physics acceleration", "Year": 2007, "CitationCount": 98, "EstimatedCitation": 99, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow.", "DBLP authors": ["Wilson W. L. Fung", "Ivan Sham", "George L. Yuan", "Tor M. Aamodt"], "year": 2007, "MAG papers": [{"PaperId": 2169880332, "PaperTitle": "dynamic warp formation and scheduling for efficient gpu control flow", "Year": 2007, "CitationCount": 384, "EstimatedCitation": 595, "Affiliations": {"university of british columbia": 4.0}}], "source": "ES"}, {"DBLP title": "Scavenger: A New Last Level Cache Architecture with Global Block Priority.", "DBLP authors": ["Arkaprava Basu", "Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jos\u00e9 F. Mart\u00ednez"], "year": 2007, "MAG papers": [{"PaperId": 2125328729, "PaperTitle": "scavenger a new last level cache architecture with global block priority", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 85, "Affiliations": {"indian institute of technology kanpur": 1.0}}], "source": "ES"}, {"DBLP title": "Guaranteeing Hits to Improve the Efficiency of a Small Instruction Cache.", "DBLP authors": ["Stephen Hines", "David B. Whalley", "Gary S. Tyson"], "year": 2007, "MAG papers": [{"PaperId": 2147435261, "PaperTitle": "guaranteeing hits to improve the efficiency of a small instruction cache", "Year": 2007, "CitationCount": 103, "EstimatedCitation": 156, "Affiliations": {"florida state university": 3.0}}, {"PaperId": 3148936090, "PaperTitle": "guaranteeing hits to improve the efficiency of a small instruction cache", "Year": 2007, "CitationCount": 72, "EstimatedCitation": 110, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Emulating Optimal Replacement with a Shepherd Cache.", "DBLP authors": ["Kaushik Rajan", "Ramaswamy Govindarajan"], "year": 2007, "MAG papers": [{"PaperId": 3143385234, "PaperTitle": "emulating optimal replacement with a shepherd cache", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}, {"PaperId": 2143443573, "PaperTitle": "emulating optimal replacement with a shepherd cache", "Year": 2007, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"indian institute of science": 2.0}}], "source": "ES"}]