# Memory testing apparatus.

## Abstract
A testing apparatus, having an address generator for providing address signals to a test memory and to a reference memory, is provided with a programmable mask for passing only selected least significant X and Y address bits to the reference memory.