<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='437' u='c' c='_ZNK4llvm12MachineInstr18isOperandSubregIdxEj'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1055' ll='1057' type='bool llvm::MachineInstr::isRegSequence() const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='215' u='c' c='_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1249' u='c' c='_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1283' u='c' c='_ZN4llvm17SwingSchedulerDAG17CopyToPhiMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='240' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1018' u='c' c='_ZN12_GLOBAL__N_119RegSequenceRewriterC1ERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1870' u='c' c='_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromRegSequenceEv'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='2055' u='c' c='_ZN12_GLOBAL__N_112ValueTracker17getNextSourceImplEv'/>
<use f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='65' u='c' c='_ZN12_GLOBAL__N_119ProcessImplicitDefs22canTurnIntoImplicitDefEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1148' u='c' c='_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1151' u='c' c='_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1720' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='238' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='443' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5907' u='c' c='_ZN4llvm20getRegSequenceSubRegERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='398' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer11getReadDPRsEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4131' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4467' u='c' c='_ZNK4llvm16ARMBaseInstrInfo18getPredicationCostERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4488' u='c' c='_ZNK4llvm16ARMBaseInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp' l='1938' u='c' c='_ZN12_GLOBAL__N_121HexagonConstEvaluator8evaluateERKN4llvm12MachineInstrERKNS_22MachineConstPropagator7CellMapERS6_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='948' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='347' u='c' c='_ZNK4llvm16HexagonSubtarget21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE'/>
