{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "Net-(C1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical pad 2": {
            "abs_pos": [119.08500000000001, 113.77]
          }
        },
        {
          "Housings_DIP:DIP-8_W7.62mm_LongPads pad 2": {
            "abs_pos": [120.355, 111.22999999999999]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [113.37, 111.23]
          }
        },
        {
          "Opto-Devices:PhotoDiode_DIL2_4.3x4.65_RM5.08 pad 1": {
            "abs_pos": [107.75, 113.35]
          }
        },
        {
          "Opto-Devices:PhotoDiode_DIL2_4.3x4.65_RM5.08 pad 1": {
            "abs_pos": [107.75, 111.65]
          }
        },
        {
          "Opto-Devices:PhotoDiode_DIL2_4.3x4.65_RM5.08 pad 1": {
            "abs_pos": [102.75, 111.65]
          }
        },
        {
          "Opto-Devices:PhotoDiode_DIL2_4.3x4.65_RM5.08 pad 1": {
            "abs_pos": [102.75, 113.35]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [107.75, 111.25],
            "end": [107.75, 112.35],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [107.73, 112.52],
            "end": [107.75, 112.5],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [102.75, 112.52],
            "end": [107.73, 112.52],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [107.75, 112.5],
            "end": [107.75, 113.75],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [107.75, 112.35],
            "end": [107.75, 112.5],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [102.75, 111.25],
            "end": [102.75, 112.52],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [102.75, 112.52],
            "end": [102.75, 113.75],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [113.37, 111.23],
            "end": [116.545, 111.23],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [116.545, 111.23],
            "end": [120.355, 111.23],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [112.354, 111.23],
            "end": [113.37, 111.23],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [112.334, 111.25],
            "end": [112.354, 111.23],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [107.75, 111.25],
            "end": [112.334, 111.25],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "Net-(C1-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [115.87, 111.23]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [113.37, 116.945]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [113.37, 113.73],
            "end": [113.37, 116.945],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "Net-(C2-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistors_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical pad 1": {
            "abs_pos": [116.545, 113.77]
          }
        },
        {
          "Housings_DIP:DIP-8_W7.62mm_LongPads pad 1": {
            "abs_pos": [120.355, 113.77]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [115.87, 116.945]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [123.316, 117.834]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [123.219, 117.834],
            "end": [123.316, 117.834],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [120.355, 114.97],
            "end": [123.219, 117.834],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [120.355, 113.77],
            "end": [120.355, 114.97],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [115.87, 114.445],
            "end": [116.545, 113.77],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [115.87, 116.945],
            "end": [115.87, 114.445],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [117.534949, 113.77],
            "end": [120.355, 113.77],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [116.545, 113.77],
            "end": [117.534949, 113.77],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "GND",
      "class": "TODO",
      "pads": [
        {
          "Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm pad 2": {
            "abs_pos": [165.44, 120.75500000000001]
          }
        },
        {
          "Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm pad 2": {
            "abs_pos": [165.44, 111.86500000000001]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 2": {
            "abs_pos": [171.79, 115.04]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [170.48, 112.5]
          }
        },
        {
          "Housings_DIP:DIP-8_W7.62mm_LongPads pad 4": {
            "abs_pos": [120.355, 106.14999999999999]
          }
        },
        {
          "Capacitors_THT:CP_Radial_D6.3mm_P2.50mm pad 2": {
            "abs_pos": [169.3, 103.0]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [115.87, 108.69]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [127.935, 109.96]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [145.715, 102.975]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal pad 2": {
            "abs_pos": [124.165, 108.69]
          }
        },
        {
          "Mounting_Holes:MountingHole_3.2mm_M3_ISO7380_Pad pad 1": {
            "abs_pos": [137.5, 112.5]
          }
        },
        {
          "Mounting_Holes:MountingHole_3.2mm_M3_ISO7380_Pad pad 1": {
            "abs_pos": [154.9, 122.5]
          }
        },
        {
          "Opto-Devices:PhotoDiode_DIL2_4.3x4.65_RM5.08 pad 2": {
            "abs_pos": [112.83, 113.35]
          }
        },
        {
          "Opto-Devices:PhotoDiode_DIL2_4.3x4.65_RM5.08 pad 2": {
            "abs_pos": [112.83, 111.65]
          }
        },
        {
          "Opto-Devices:PhotoDiode_DIL2_4.3x4.65_RM5.08 pad 2": {
            "abs_pos": [107.83, 111.65]
          }
        },
        {
          "Opto-Devices:PhotoDiode_DIL2_4.3x4.65_RM5.08 pad 2": {
            "abs_pos": [107.83, 113.35]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 2": {
            "abs_pos": [157.82, 107.42]
          }
        },
        {
          "Mounting_Holes:MountingHole_3.2mm_M3_ISO7380_Pad pad 1": {
            "abs_pos": [154.9, 102.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [121.35, 106.15],
            "end": [120.355, 106.15],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [122.935, 108.82863],
            "end": [122.935, 109.96],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [122.935, 108.33],
            "end": [122.935, 108.82863],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [120.755, 106.15],
            "end": [122.935, 108.33],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [120.355, 106.15],
            "end": [120.755, 106.15],
            "width": 0.4,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(C3-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Housings_DIP:DIP-8_W7.62mm_LongPads pad 3": {
            "abs_pos": [120.355, 108.69]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [113.37, 108.69]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal pad 1": {
            "abs_pos": [116.545, 108.69]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal pad 2": {
            "abs_pos": [135.62, 101.75]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [118.364, 108.69],
            "end": [120.355, 108.69],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [116.545, 108.69],
            "end": [118.11, 108.69],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [118.11, 108.69],
            "end": [118.364, 108.69],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [115, 108.69],
            "end": [116.545, 108.69],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [113.37, 108.69],
            "end": [115, 108.69],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [119.88, 101.52],
            "end": [119.88, 101.5],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [115, 108.69],
            "end": [116.672, 108.69],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [116.545, 105.455],
            "end": [120.25, 101.75],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [120.25, 101.75],
            "end": [120.38, 101.75],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [116.545, 108.69],
            "end": [116.545, 105.455],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "Net-(C10-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 2": {
            "abs_pos": [161.63, 111.23]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [167.98, 112.5]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [165.44, 112.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [165.209, 111.905],
            "end": [165.44, 111.905],
            "width": 0.4,
            "layer": "F.Cu"
          },
          {
            "start": [164.719, 112.395],
            "end": [165.209, 111.905],
            "width": 0.4,
            "layer": "F.Cu"
          },
          {
            "start": [167.98, 112.5],
            "end": [165.44, 112.5],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [161.63, 111.23],
            "end": [162.9, 112.5],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [165.44, 112.5],
            "end": [162.9, 112.5],
            "width": 0.4,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "+9V",
      "class": "TODO",
      "pads": [
        {
          "Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm pad 1": {
            "abs_pos": [165.44, 109.325]
          }
        },
        {
          "Housings_DIP:DIP-8_W7.62mm_LongPads pad 8": {
            "abs_pos": [127.97500000000001, 113.77]
          }
        },
        {
          "Capacitors_THT:CP_Radial_D6.3mm_P2.50mm pad 1": {
            "abs_pos": [166.8, 103.0]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [125.435, 109.96]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal pad 1": {
            "abs_pos": [128.0, 101.75]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 1": {
            "abs_pos": [143.215, 117.58]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [127.575, 113.77],
            "end": [127.975, 113.77],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [125.435, 111.63],
            "end": [127.575, 113.77],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [125.435, 109.96],
            "end": [125.244, 109.96],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [169.91, 103],
            "end": [166.8, 103],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [171.8, 118.7],
            "end": [171.8, 104.89],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [171.8, 104.89],
            "end": [169.91, 103],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [159.7, 120],
            "end": [170.5, 120],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [157.3, 117.6],
            "end": [159.7, 120],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [170.5, 120],
            "end": [171.8, 118.7],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [143.215, 117.58],
            "end": [145.165, 119.53],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [145.165, 119.53],
            "end": [150.27, 119.53],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [152.2, 117.6],
            "end": [157.3, 117.6],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [150.27, 119.53],
            "end": [152.2, 117.6],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [165.44, 104.36],
            "end": [166.8, 103],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [147.3425, 100.1175],
            "end": [149.565, 102.34],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [128, 101.75],
            "end": [129.6325, 100.1175],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [129.6325, 100.1175],
            "end": [147.3425, 100.1175],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [163.4, 103],
            "end": [166.8, 103],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [149.565, 104.88],
            "end": [152.105, 107.42],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [149.565, 102.34],
            "end": [149.565, 104.88],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [158.98, 107.42],
            "end": [163.4, 103],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [152.105, 107.42],
            "end": [158.98, 107.42],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [165.44, 109.325],
            "end": [165.44, 104.36],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [125.435, 111.63],
            "end": [125.435, 109.96],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [123.954365, 111.399126],
            "end": [125.435, 109.96],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [123.952, 111.865],
            "end": [123.954365, 111.399126],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [123.952, 114.554],
            "end": [123.952, 111.865],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [132.278, 114.278],
            "end": [130.515, 114.278],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [125.073, 115.675],
            "end": [123.952, 114.554],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [135.58, 117.58],
            "end": [132.278, 114.278],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [129.118, 115.675],
            "end": [125.073, 115.675],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [130.515, 114.278],
            "end": [129.118, 115.675],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [143.215, 117.58],
            "end": [135.58, 117.58],
            "width": 0.4,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "/Output",
      "class": "TODO",
      "pads": [
        {
          "Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm pad 1": {
            "abs_pos": [165.44, 118.215]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 1": {
            "abs_pos": [161.63, 115.04]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [167.94, 112.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [165.44, 114.405],
            "end": [165.44, 115.53637],
            "width": 0.4,
            "layer": "F.Cu"
          },
          {
            "start": [165.44, 115.53637],
            "end": [165.44, 117.9],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [161.67, 115],
            "end": [161.63, 115.04],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [165.44, 115],
            "end": [161.67, 115],
            "width": 0.4,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "9": {
      "name": "Net-(C4-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [125.816, 117.834]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal pad 2": {
            "abs_pos": [138.516, 108.69]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [131.34, 116.31],
            "end": [131.445, 116.31],
            "width": 0.4,
            "layer": "F.Cu"
          },
          {
            "start": [129.372, 117.834],
            "end": [130.896, 116.31],
            "width": 0.4,
            "layer": "B.Cu"
          },
          {
            "start": [125.816, 117.834],
            "end": [129.372, 117.834],
            "width": 0.4,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "10": {
      "name": "Net-(C6-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Housings_DIP:DIP-8_W7.62mm_LongPads pad 6": {
            "abs_pos": [127.97500000000001, 108.69]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [137.5, 104.88]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal pad 1": {
            "abs_pos": [130.896, 108.69]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal pad 2": {
            "abs_pos": [141.31, 110.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [129.425, 108.69],
            "end": [130.896, 108.69],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [127.975, 108.69],
            "end": [129.425, 108.69],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [137.4365, 105.515],
            "end": [137.5, 105.5785],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [136.992, 104.88],
            "end": [137.5, 104.88],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [130.896, 103.864],
            "end": [132.42, 102.34],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [132.42, 102.34],
            "end": [133.69, 102.34],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [130.896, 108.69],
            "end": [130.896, 103.864],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [137.5, 103.864],
            "end": [137.5, 104.88],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [135.976, 102.34],
            "end": [137.5, 103.864],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [133.69, 102.34],
            "end": [135.976, 102.34],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "11": {
      "name": "Net-(C6-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 1": {
            "abs_pos": [151.47, 111.23]
          }
        },
        {
          "Housings_DIP:DIP-8_W7.62mm_LongPads pad 7": {
            "abs_pos": [127.97500000000001, 111.22999999999999]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 2": {
            "abs_pos": [140.0, 104.88]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal pad 1": {
            "abs_pos": [133.69, 110.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [132.42, 111.23],
            "end": [133.69, 109.96],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [127.975, 111.23],
            "end": [132.42, 111.23],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [136.27, 107.38],
            "end": [137.5, 107.38],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [133.69, 109.96],
            "end": [136.27, 107.38],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [143.85, 111.23],
            "end": [151.47, 111.23],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [140, 107.38],
            "end": [143.85, 111.23],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [137.5, 107.38],
            "end": [140, 107.38],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "12": {
      "name": "Net-(C7-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Housings_DIP:DIP-8_W7.62mm_LongPads pad 5": {
            "abs_pos": [127.97500000000001, 106.14999999999999]
          }
        },
        {
          "Capacitors_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm pad 1": {
            "abs_pos": [143.215, 102.975]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 2": {
            "abs_pos": [153.375, 117.58]
          }
        },
        {
          "Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal pad 1": {
            "abs_pos": [147.66, 107.42]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [143.215, 107.42],
            "end": [143.215, 102.975],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [143.215, 107.42],
            "end": [147.66, 107.42],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [142.072, 100.8795],
            "end": [143.215, 102.0225],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [143.215, 102.0225],
            "end": [143.215, 102.975],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [131.1205, 100.8795],
            "end": [142.072, 100.8795],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [127.975, 104.025],
            "end": [131.1205, 100.8795],
            "width": 0.25,
            "layer": "B.Cu"
          },
          {
            "start": [127.975, 106.15],
            "end": [127.975, 104.025],
            "width": 0.25,
            "layer": "B.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "Wire_Pads:SolderWirePad_single_0-8mmDrill at [105.25, 105.75]": "pad 1 thru_hole circle at [0, 0] has error 1929: key \"net\" not found"
    },
    {
      "Wire_Pads:SolderWirePad_single_0-8mmDrill at [109.5, 112.5]": "pad 1 thru_hole circle at [0, 0] has error 1942: key \"net\" not found"
    },
    {
      "Wire_Pads:SolderWirePad_single_0-8mmDrill at [101, 112.5]": "pad 1 thru_hole circle at [0, 0] has error 1955: key \"net\" not found"
    },
    {
      "Wire_Pads:SolderWirePad_single_0-8mmDrill at [105.25, 119.25]": "pad 1 thru_hole circle at [0, 0] has error 1968: key \"net\" not found"
    }
  ]
}