{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578751125600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578751125615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 21:58:45 2020 " "Processing started: Sat Jan 11 21:58:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578751125615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751125615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751125615 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1578751126351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578751126401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578751126401 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sdram.qsys " "Elaborating Platform Designer system entity \"sdram.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751142378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:09 Progress: Loading wishbone_cyc10/sdram.qsys " "2020.01.11.21:59:09 Progress: Loading wishbone_cyc10/sdram.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751149444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:11 Progress: Reading input file " "2020.01.11.21:59:11 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751151771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:11 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.01.11.21:59:11 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751151851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:13 Progress: Parameterizing module clk_0 " "2020.01.11.21:59:13 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751153161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:13 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 18.0\] " "2020.01.11.21:59:13 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751153171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:13 Progress: Parameterizing module new_sdram_controller_0 " "2020.01.11.21:59:13 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751153381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:13 Progress: Building connections " "2020.01.11.21:59:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751153381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:13 Progress: Parameterizing connections " "2020.01.11.21:59:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751153441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:13 Progress: Validating " "2020.01.11.21:59:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751153441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.01.11.21:59:14 Progress: Done reading input file " "2020.01.11.21:59:14 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751154361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sdram.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751156361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH " "Sdram: Generating sdram \"sdram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751157011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'sdram_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'sdram_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751160892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec F:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_new_sdram_controller_0 --dir=C:/Users/FANZHI~1/AppData/Local/Temp/alt8272_7511119850287249321.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=F:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/FANZHI~1/AppData/Local/Temp/alt8272_7511119850287249321.dir/0002_new_sdram_controller_0_gen//sdram_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec F:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- F:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_new_sdram_controller_0 --dir=C:/Users/FANZHI~1/AppData/Local/Temp/alt8272_7511119850287249321.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=F:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/FANZHI~1/AppData/Local/Temp/alt8272_7511119850287249321.dir/0002_new_sdram_controller_0_gen//sdram_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751160892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'sdram_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'sdram_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751161402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"sdram\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"sdram\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751161422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sdram\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sdram\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751161442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done \"sdram\" with 3 modules, 5 files " "Sdram: Done \"sdram\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751161462 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sdram.qsys " "Finished elaborating Platform Designer system entity \"sdram.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751162242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/wb2sdrc.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/wb2sdrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2sdrc " "Found entity 1: wb2sdrc" {  } { { "sdram_controller/wb2sdrc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/wb2sdrc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sdram_controller/sync_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_top " "Found entity 1: sdrc_top" {  } { { "sdram_controller/sdrc_top.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_top.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file sdram_controller/sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "sdram_controller/sdrc_bs_convert.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162302 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162312 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162312 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162312 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "sdram_controller/async_fifo.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/async_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_soc " "Found entity 1: wishbone_soc" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wishbone " "Found entity 1: rom_wishbone" {  } { { "rom_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/rom_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wishbone " "Found entity 1: ram_wishbone" {  } { { "ram_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ram_wishbone.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_bus_addr_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_bus_addr_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_bus_addr_conv " "Found entity 1: phy_bus_addr_conv" {  } { { "phy_bus_addr_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/phy_bus_addr_conv.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNum ram_wishbone.v 7 config_string_and_timer.v(39) " "Verilog HDL macro warning at config_string_and_timer.v(39): overriding existing definition for macro \"DataMemNum\", which was defined in \"ram_wishbone.v\", line 7" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1578751162342 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMemNumLog2 ram_wishbone.v 8 config_string_and_timer.v(40) " "Verilog HDL macro warning at config_string_and_timer.v(40): overriding existing definition for macro \"DataMemNumLog2\", which was defined in \"ram_wishbone.v\", line 8" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1578751162342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_string_and_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file config_string_and_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_string_and_timer " "Found entity 1: config_string_and_timer" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax/wb_conmax_top.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax/wb_conmax_slave_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162362 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(146)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(147)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(148)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(149)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(150)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(151)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(152)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(153)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(154)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(155)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(156)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(157)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(158)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(159)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(160)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax/wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax/wb_conmax_rf.v(161)" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax/wb_conmax_rf.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax/wb_conmax_pri_dec.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax/wb_conmax_master_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax/wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax/wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax/wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax/wb_conmax_arb.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "cpu/regfile.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "cpu/pc_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/pc_reg.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/openriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/openriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv " "Found entity 1: openriscv" {  } { { "cpu/openriscv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mmu_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mmu_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmu_conv " "Found entity 1: mmu_conv" {  } { { "cpu/mmu_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mmu_conv.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "cpu/mem_wb.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/llbit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/llbit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLbit_reg " "Found entity 1: LLbit_reg" {  } { { "cpu/llbit_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/llbit_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "cpu/if_id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/if_id.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/id.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "cpu/id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/div.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "cpu/div.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/div.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "cpu/ctrl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_rom " "Found entity 1: ip_rom" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_ram " "Found entity 1: ip_ram" {  } { { "ip_ram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file led_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_wishbone " "Found entity 1: led_wishbone" {  } { { "led_wishbone.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/led_wishbone.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162532 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wishbone_uart_lite.v(56) " "Verilog HDL information at wishbone_uart_lite.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1578751162542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_uart_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_uart_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_uart_lite " "Found entity 1: wishbone_uart_lite" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb32_avalon16.v 1 1 " "Found 1 design units, including 1 entities, in source file wb32_avalon16.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb32_avalon16 " "Found entity 1: wb32_avalon16" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_sdram " "Found entity 1: ip_pll_sdram" {  } { { "ip_pll_sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_clk " "Found entity 1: sdram_clk" {  } { { "sdram_clk.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "db/ip/sdram/sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sdram/submodules/altera_reset_controller.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sdram/submodules/altera_reset_synchronizer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162572 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_new_sdram_controller_0 " "Found entity 2: sdram_new_sdram_controller_0" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751162572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2x_idle sdrc_core.v(278) " "Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for \"r2x_idle\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_req sdrc_core.v(290) " "Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for \"r2b_req\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_start sdrc_core.v(292) " "Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for \"r2b_start\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_last sdrc_core.v(293) " "Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for \"r2b_last\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_wrap sdrc_core.v(294) " "Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for \"r2b_wrap\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_write sdrc_core.v(299) " "Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for \"r2b_write\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_ack sdrc_core.v(300) " "Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for \"b2r_ack\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_arb_ok sdrc_core.v(301) " "Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for \"b2r_arb_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_idle sdrc_core.v(330) " "Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for \"b2x_idle\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_req sdrc_core.v(331) " "Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for \"b2x_req\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_start sdrc_core.v(332) " "Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for \"b2x_start\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_last sdrc_core.v(333) " "Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for \"b2x_last\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_wrap sdrc_core.v(334) " "Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for \"b2x_wrap\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_ack sdrc_core.v(340) " "Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for \"x2b_ack\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_tras_ok sdrc_core.v(343) " "Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for \"b2x_tras_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_refresh sdrc_core.v(344) " "Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for \"x2b_refresh\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_act_ok sdrc_core.v(346) " "Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for \"x2b_act_ok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_rdok sdrc_core.v(347) " "Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for \"x2b_rdok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_wrok sdrc_core.v(348) " "Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for \"x2b_wrok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdstart sdrc_core.v(406) " "Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for \"x2a_rdstart\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for \"x2a_wrstart\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdlast sdrc_core.v(409) " "Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for \"x2a_rdlast\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrlast sdrc_core.v(410) " "Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for \"x2a_wrlast\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrnext sdrc_core.v(413) " "Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for \"x2a_wrnext\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdok sdrc_core.v(415) " "Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for \"x2a_rdok\"" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(144) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(199) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 199 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(287) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(291) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(207) " "Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 207 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(213) " "Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_core.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_core.v" 213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(166) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(166): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(144) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(144): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(162) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(162): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_req_gen.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_req_gen.v" 162 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(110) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(147) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(120) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(139) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(232) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(356) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_ctl.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_ctl.v" 356 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(105) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(143) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(114) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(142) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 142 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(277) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant" {  } { { "sdram_controller/sdrc_bank_fsm.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/sdram_controller/sdrc_bank_fsm.v" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162582 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162652 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162652 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162652 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1578751162652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wishbone_soc " "Elaborating entity \"wishbone_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578751162782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_sdram ip_pll_sdram:ip_pll_sdram0 " "Elaborating entity \"ip_pll_sdram\" for hierarchy \"ip_pll_sdram:ip_pll_sdram0\"" {  } { { "wishbone_soc.v" "ip_pll_sdram0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751162852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\"" {  } { { "ip_pll_sdram.v" "altpll_component" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751162922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\"" {  } { { "ip_pll_sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751162942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component " "Instantiated megafunction \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift -944 " "Parameter \"clk3_phase_shift\" = \"-944\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip_pll_sdram " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip_pll_sdram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751162942 ""}  } { { "ip_pll_sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578751162942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_pll_sdram_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_pll_sdram_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_sdram_altpll " "Found entity 1: ip_pll_sdram_altpll" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751163012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751163012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_sdram_altpll ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated " "Elaborating entity \"ip_pll_sdram_altpll\" for hierarchy \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phy_bus_addr_conv phy_bus_addr_conv:phy_bus_addr_conv0 " "Elaborating entity \"phy_bus_addr_conv\" for hierarchy \"phy_bus_addr_conv:phy_bus_addr_conv0\"" {  } { { "wishbone_soc.v" "phy_bus_addr_conv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openriscv openriscv:openriscv0 " "Elaborating entity \"openriscv\" for hierarchy \"openriscv:openriscv0\"" {  } { { "wishbone_soc.v" "openriscv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openriscv:openriscv0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openriscv:openriscv0\|pc_reg:pc_reg0\"" {  } { { "cpu/openriscv.v" "pc_reg0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openriscv:openriscv0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openriscv:openriscv0\|if_id:if_id0\"" {  } { { "cpu/openriscv.v" "if_id0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163202 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "if_id.v(93) " "Verilog HDL warning at if_id.v(93): ignoring unsupported system task" {  } { { "cpu/if_id.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/if_id.v" 93 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1578751163202 "|wishbone_soc|openriscv:openriscv0|if_id:if_id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openriscv:openriscv0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openriscv:openriscv0\|id:id0\"" {  } { { "cpu/openriscv.v" "id0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openriscv:openriscv0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openriscv:openriscv0\|regfile:regfile1\"" {  } { { "cpu/openriscv.v" "regfile1" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openriscv:openriscv0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openriscv:openriscv0\|id_ex:id_ex0\"" {  } { { "cpu/openriscv.v" "id_ex0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(109) " "Verilog HDL assignment warning at id_ex.v(109): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751163492 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(133) " "Verilog HDL assignment warning at id_ex.v(133): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751163492 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 id_ex.v(157) " "Verilog HDL assignment warning at id_ex.v(157): truncated value with size 32 to match size of target (12)" {  } { { "cpu/id_ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/id_ex.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751163492 "|wishbone_soc|openriscv:openriscv0|id_ex:id_ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openriscv:openriscv0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openriscv:openriscv0\|ex:ex0\"" {  } { { "cpu/openriscv.v" "ex0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163562 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cnt_o ex.v(87) " "Output port \"cnt_o\" at ex.v(87) has no driver" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578751163612 "|wishbone_soc|openriscv:openriscv0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openriscv:openriscv0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openriscv:openriscv0\|ex_mem:ex_mem0\"" {  } { { "cpu/openriscv.v" "ex_mem0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openriscv:openriscv0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openriscv:openriscv0\|mem:mem0\"" {  } { { "cpu/openriscv.v" "mem0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_alignment_error mem.v(127) " "Verilog HDL or VHDL warning at mem.v(127): object \"load_alignment_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751163782 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_access_error mem.v(128) " "Verilog HDL or VHDL warning at mem.v(128): object \"load_access_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751163782 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_alignment_error mem.v(129) " "Verilog HDL or VHDL warning at mem.v(129): object \"store_alignment_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751163782 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_access_error mem.v(130) " "Verilog HDL or VHDL warning at mem.v(130): object \"store_access_error\" assigned a value but never read" {  } { { "cpu/mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mem.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751163782 "|wishbone_soc|openriscv:openriscv0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openriscv:openriscv0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openriscv:openriscv0\|mem_wb:mem_wb0\"" {  } { { "cpu/openriscv.v" "mem_wb0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openriscv:openriscv0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openriscv:openriscv0\|ctrl:ctrl0\"" {  } { { "cpu/openriscv.v" "ctrl0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openriscv:openriscv0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openriscv:openriscv0\|div:div0\"" {  } { { "cpu/openriscv.v" "div0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751163992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLbit_reg openriscv:openriscv0\|LLbit_reg:LLbit_reg0 " "Elaborating entity \"LLbit_reg\" for hierarchy \"openriscv:openriscv0\|LLbit_reg:LLbit_reg0\"" {  } { { "cpu/openriscv.v" "LLbit_reg0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751164002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openriscv:openriscv0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openriscv:openriscv0\|csr:csr0\"" {  } { { "cpu/openriscv.v" "csr0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751164022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(389) " "Verilog HDL assignment warning at csr.v(389): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(407) " "Verilog HDL assignment warning at csr.v(407): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(409) " "Verilog HDL assignment warning at csr.v(409): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 csr.v(410) " "Verilog HDL assignment warning at csr.v(410): truncated value with size 32 to match size of target (16)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 csr.v(411) " "Verilog HDL assignment warning at csr.v(411): truncated value with size 32 to match size of target (12)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(414) " "Verilog HDL assignment warning at csr.v(414): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(418) " "Verilog HDL assignment warning at csr.v(418): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 csr.v(420) " "Verilog HDL assignment warning at csr.v(420): truncated value with size 32 to match size of target (30)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(422) " "Verilog HDL assignment warning at csr.v(422): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 csr.v(425) " "Verilog HDL assignment warning at csr.v(425): truncated value with size 32 to match size of target (22)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 csr.v(426) " "Verilog HDL assignment warning at csr.v(426): truncated value with size 32 to match size of target (4)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(502) " "Verilog HDL assignment warning at csr.v(502): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(503) " "Verilog HDL assignment warning at csr.v(503): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(617) " "Verilog HDL assignment warning at csr.v(617): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 csr.v(618) " "Verilog HDL assignment warning at csr.v(618): truncated value with size 2 to match size of target (1)" {  } { { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751164032 "|wishbone_soc|openriscv:openriscv0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu_conv openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv0 " "Elaborating entity \"mmu_conv\" for hierarchy \"openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv0\"" {  } { { "cpu/csr.v" "mmu_conv0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165232 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mmu_conv.v(279) " "Verilog HDL warning at mmu_conv.v(279): ignoring unsupported system task" {  } { { "cpu/mmu_conv.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/mmu_conv.v" 279 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1578751165232 "|wishbone_soc|openriscv:openriscv0|csr:csr0|mmu_conv:mmu_conv0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "cpu/openriscv.v" "dwishbone_bus_if" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_use wishbone_bus_if.v(149) " "Verilog HDL or VHDL warning at wishbone_bus_if.v(149): object \"not_use\" assigned a value but never read" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751165272 "|wishbone_soc|openriscv:openriscv0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\"" {  } { { "cpu/openriscv.v" "iwishbone_bus_if" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/openriscv.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_use wishbone_bus_if.v(149) " "Verilog HDL or VHDL warning at wishbone_bus_if.v(149): object \"not_use\" assigned a value but never read" {  } { { "cpu/wishbone_bus_if.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/wishbone_bus_if.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751165292 "|wishbone_soc|openriscv:openriscv0|wishbone_bus_if:iwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_uart_lite wishbone_uart_lite:wishbone_uart_lite0 " "Elaborating entity \"wishbone_uart_lite\" for hierarchy \"wishbone_uart_lite:wishbone_uart_lite0\"" {  } { { "wishbone_soc.v" "wishbone_uart_lite0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wishbone_uart_lite.v(69) " "Verilog HDL assignment warning at wishbone_uart_lite.v(69): truncated value with size 32 to match size of target (10)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751165312 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wishbone_uart_lite.v(79) " "Verilog HDL assignment warning at wishbone_uart_lite.v(79): truncated value with size 32 to match size of target (4)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751165322 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wishbone_uart_lite.v(82) " "Verilog HDL assignment warning at wishbone_uart_lite.v(82): truncated value with size 32 to match size of target (10)" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578751165322 "|wishbone_soc|wishbone_uart_lite:wishbone_uart_lite0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_string_and_timer config_string_and_timer:config_string_and_timer0 " "Elaborating entity \"config_string_and_timer\" for hierarchy \"config_string_and_timer:config_string_and_timer0\"" {  } { { "wishbone_soc.v" "config_string_and_timer0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_read config_string_and_timer.v(67) " "Verilog HDL or VHDL warning at config_string_and_timer.v(67): object \"is_read\" assigned a value but never read" {  } { { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751165332 "|wishbone_soc|config_string_and_timer:config_string_and_timer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wishbone rom_wishbone:rom_wishbone0 " "Elaborating entity \"rom_wishbone\" for hierarchy \"rom_wishbone:rom_wishbone0\"" {  } { { "wishbone_soc.v" "rom_wishbone0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_rom rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0 " "Elaborating entity \"ip_rom\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\"" {  } { { "rom_wishbone.v" "ip_rom0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/rom_wishbone.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\"" {  } { { "ip_rom.v" "altsyncram_component" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\"" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file firmware.hex " "Parameter \"init_file\" = \"firmware.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751165552 ""}  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578751165552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mba1 " "Found entity 1: altsyncram_mba1" {  } { { "db/altsyncram_mba1.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751165632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751165632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mba1 rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated " "Elaborating entity \"altsyncram_mba1\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165632 ""}
{ "Warning" "WMIO_MIO_WORD_HEX_BYTE_READ" "firmware.hex " "Word addressed memory initialization file \"firmware.hex\" was read in the byte-addressed format" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/firmware.hex" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/firmware.hex" 1 -1 0 } }  } 0 113006 "Word addressed memory initialization file \"%1!s!\" was read in the byte-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1578751165652 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "12288 10665 F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/firmware.hex " "Memory depth (12288) in the design file differs from memory depth (10665) in the Memory Initialization File \"F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/firmware.hex\" -- setting initial value for remaining addresses to 0" {  } { { "ip_rom.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_rom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1578751165682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_58a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_58a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_58a " "Found entity 1: decode_58a" {  } { { "db/decode_58a.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/decode_58a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751165972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751165972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_58a rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|decode_58a:rden_decode " "Elaborating entity \"decode_58a\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|decode_58a:rden_decode\"" {  } { { "db/altsyncram_mba1.tdf" "rden_decode" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751165972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9ob " "Found entity 1: mux_9ob" {  } { { "db/mux_9ob.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/mux_9ob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751166042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751166042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9ob rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|mux_9ob:mux2 " "Elaborating entity \"mux_9ob\" for hierarchy \"rom_wishbone:rom_wishbone0\|ip_rom:ip_rom0\|altsyncram:altsyncram_component\|altsyncram_mba1:auto_generated\|mux_9ob:mux2\"" {  } { { "db/altsyncram_mba1.tdf" "mux2" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_mba1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_wishbone led_wishbone:led_wishbone0 " "Elaborating entity \"led_wishbone\" for hierarchy \"led_wishbone:led_wishbone0\"" {  } { { "wishbone_soc.v" "led_wishbone0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb32_avalon16 wb32_avalon16:wb32_avalon16 " "Elaborating entity \"wb32_avalon16\" for hierarchy \"wb32_avalon16:wb32_avalon16\"" {  } { { "wishbone_soc.v" "wb32_avalon16" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done wb32_avalon16.v(57) " "Verilog HDL or VHDL warning at wb32_avalon16.v(57): object \"done\" assigned a value but never read" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751166142 "|wishbone_soc|wb32_avalon16:wb32_avalon16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_sdram_readdata_r wb32_avalon16.v(66) " "Verilog HDL or VHDL warning at wb32_avalon16.v(66): object \"avalon_sdram_readdata_r\" assigned a value but never read" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751166142 "|wishbone_soc|wb32_avalon16:wb32_avalon16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_sdram_waitrequest_r wb32_avalon16.v(67) " "Verilog HDL or VHDL warning at wb32_avalon16.v(67): object \"avalon_sdram_waitrequest_r\" assigned a value but never read" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751166142 "|wishbone_soc|wb32_avalon16:wb32_avalon16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_sdram_readdata_valid_r wb32_avalon16.v(68) " "Verilog HDL or VHDL warning at wb32_avalon16.v(68): object \"avalon_sdram_readdata_valid_r\" assigned a value but never read" {  } { { "wb32_avalon16.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578751166142 "|wishbone_soc|wb32_avalon16:wb32_avalon16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram0 " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram0\"" {  } { { "wishbone_soc.v" "sdram0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_new_sdram_controller_0 sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"sdram_new_sdram_controller_0\" for hierarchy \"sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/sdram/sdram.v" "new_sdram_controller_0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/sdram.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_new_sdram_controller_0_input_efifo_module sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sdram_new_sdram_controller_0_input_efifo_module\" for hierarchy \"sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "the_sdram_new_sdram_controller_0_input_efifo_module" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram:sdram0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram:sdram0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sdram/sdram.v" "rst_controller" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/sdram.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sdram/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sdram/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "wishbone_soc.v" "wb_conmax_top0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax/wb_conmax_top.v" "m0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax/wb_conmax_top.v" "s0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax/wb_conmax_slave_if.v" "arb" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax/wb_conmax_slave_if.v" "msel" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751166992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax/wb_conmax_msel.v" "pri_enc" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751167022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax/wb_conmax_pri_enc.v" "pd0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751167042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax/wb_conmax_top.v" "rf" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751167352 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1578751170052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2824 " "Found entity 1: altsyncram_2824" {  } { { "db/altsyncram_2824.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/altsyncram_2824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751174322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751174322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nsc " "Found entity 1: mux_nsc" {  } { { "db/mux_nsc.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/mux_nsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751174702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751174702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/decode_6vf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751174862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751174862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shi " "Found entity 1: cntr_shi" {  } { { "db/cntr_shi.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/cntr_shi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751175082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751175082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751175162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751175162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e6j " "Found entity 1: cntr_e6j" {  } { { "db/cntr_e6j.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/cntr_e6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751175332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751175332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_agi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_agi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_agi " "Found entity 1: cntr_agi" {  } { { "db/cntr_agi.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/cntr_agi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751175532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751175532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/cmpr_kgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751175602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751175602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/cntr_r2j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751175732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751175732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/cmpr_ggc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751175812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751175812 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751176632 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578751176852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.11.21:59:44 Progress: Loading sldc86760d6/alt_sld_fab_wrapper_hw.tcl " "2020.01.11.21:59:44 Progress: Loading sldc86760d6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751184252 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751190792 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751191042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751202461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751202651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751202851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751203071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751203091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751203111 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578751203841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc86760d6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc86760d6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc86760d6/alt_sld_fab.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sldc86760d6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751204131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751204131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751204231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751204231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751204241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751204241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751204321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751204321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751204431 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751204431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751204431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sldc86760d6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751204521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751204521 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "openriscv:openriscv0\|ex:ex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"openriscv:openriscv0\|ex:ex0\|Mult0\"" {  } { { "cpu/ex.v" "Mult0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751240931 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578751240931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0\"" {  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751241031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0 " "Instantiated megafunction \"openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578751241031 ""}  } { { "cpu/ex.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex.v" 218 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578751241031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/mult_16t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578751241101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751241101 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578751243141 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "250 " "Ignored 250 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "250 " "Ignored 250 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1578751243361 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1578751243361 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "cpu/csr.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/csr.v" 448 -1 0 } } { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "db/ip/sdram/submodules/altera_reset_synchronizer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "config_string_and_timer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/config_string_and_timer.v" 127 -1 0 } } { "cpu/pc_reg.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/pc_reg.v" 113 -1 0 } } { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1578751243531 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1578751243531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751251991 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "775 " "775 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578751264431 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sdr_cke_o~buf0 " "Logic cell \"sdr_cke_o~buf0\"" {  } { { "wishbone_soc.v" "sdr_cke_o~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_dqm_o\[0\]~buf0 " "Logic cell \"sdr_dqm_o\[0\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_dqm_o\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_dqm_o\[1\]~buf0 " "Logic cell \"sdr_dqm_o\[1\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_dqm_o\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_ba_o\[0\]~buf0 " "Logic cell \"sdr_ba_o\[0\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_ba_o\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_ba_o\[1\]~buf0 " "Logic cell \"sdr_ba_o\[1\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_ba_o\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[0\]~buf0 " "Logic cell \"sdr_addr_o\[0\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[1\]~buf0 " "Logic cell \"sdr_addr_o\[1\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[2\]~buf0 " "Logic cell \"sdr_addr_o\[2\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[3\]~buf0 " "Logic cell \"sdr_addr_o\[3\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[4\]~buf0 " "Logic cell \"sdr_addr_o\[4\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[4\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[5\]~buf0 " "Logic cell \"sdr_addr_o\[5\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[5\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[6\]~buf0 " "Logic cell \"sdr_addr_o\[6\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[6\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[7\]~buf0 " "Logic cell \"sdr_addr_o\[7\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[7\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[8\]~buf0 " "Logic cell \"sdr_addr_o\[8\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[8\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[9\]~buf0 " "Logic cell \"sdr_addr_o\[9\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[9\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[10\]~buf0 " "Logic cell \"sdr_addr_o\[10\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[10\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdr_addr_o\[11\]~buf0 " "Logic cell \"sdr_addr_o\[11\]~buf0\"" {  } { { "wishbone_soc.v" "sdr_addr_o\[11\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdatavalid_i~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdatavalid_i~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdatavalid_i~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[0\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[0\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[1\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[1\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[2\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[2\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[3\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[3\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[4\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[4\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[4\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[5\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[5\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[5\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[6\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[6\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[6\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[7\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[7\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[7\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[8\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[8\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[8\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[9\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[9\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[9\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[10\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[10\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[10\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[11\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[11\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[11\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[12\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[12\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[12\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[13\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[13\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[13\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[14\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[14\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[14\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[15\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|avalon_sdram_readdata_i\[15\]~buf0\"" {  } { { "wb32_avalon16.v" "avalon_sdram_readdata_i\[15\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_ack_i " "Logic cell \"s0_ack_i\"" {  } { { "wishbone_soc.v" "s0_ack_i" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 190 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[0\] " "Logic cell \"s0_data_i\[0\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[0\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[1\] " "Logic cell \"s0_data_i\[1\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[1\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[2\] " "Logic cell \"s0_data_i\[2\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[2\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[3\] " "Logic cell \"s0_data_i\[3\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[3\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[4\] " "Logic cell \"s0_data_i\[4\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[4\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[5\] " "Logic cell \"s0_data_i\[5\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[5\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[6\] " "Logic cell \"s0_data_i\[6\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[6\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[7\] " "Logic cell \"s0_data_i\[7\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[7\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[31\] " "Logic cell \"s0_data_i\[31\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[31\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[30\] " "Logic cell \"s0_data_i\[30\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[30\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[29\] " "Logic cell \"s0_data_i\[29\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[29\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[28\] " "Logic cell \"s0_data_i\[28\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[28\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[27\] " "Logic cell \"s0_data_i\[27\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[27\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[26\] " "Logic cell \"s0_data_i\[26\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[26\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[25\] " "Logic cell \"s0_data_i\[25\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[25\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[24\] " "Logic cell \"s0_data_i\[24\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[24\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[23\] " "Logic cell \"s0_data_i\[23\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[23\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[22\] " "Logic cell \"s0_data_i\[22\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[22\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[21\] " "Logic cell \"s0_data_i\[21\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[21\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[20\] " "Logic cell \"s0_data_i\[20\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[20\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[19\] " "Logic cell \"s0_data_i\[19\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[19\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[18\] " "Logic cell \"s0_data_i\[18\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[18\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[17\] " "Logic cell \"s0_data_i\[17\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[17\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[16\] " "Logic cell \"s0_data_i\[16\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[16\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[15\] " "Logic cell \"s0_data_i\[15\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[15\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[14\] " "Logic cell \"s0_data_i\[14\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[14\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[13\] " "Logic cell \"s0_data_i\[13\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[13\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[12\] " "Logic cell \"s0_data_i\[12\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[12\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[11\] " "Logic cell \"s0_data_i\[11\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[11\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[10\] " "Logic cell \"s0_data_i\[10\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[10\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[9\] " "Logic cell \"s0_data_i\[9\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[9\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "s0_data_i\[8\] " "Logic cell \"s0_data_i\[8\]\"" {  } { { "wishbone_soc.v" "s0_data_i\[8\]" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 183 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[2\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[2\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_sel_i\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[3\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[3\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_sel_i\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[0\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[0\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_sel_i\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[1\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_sel_i\[1\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_sel_i\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[8\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[8\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[8\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_we_i~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_we_i~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_we_i~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_stb_i~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_stb_i~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_stb_i~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_cyc_i~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_cyc_i~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_cyc_i~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[9\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[9\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[9\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[21\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[21\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[21\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[11\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[11\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[11\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[10\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[10\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[10\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[13\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[13\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[13\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[12\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[12\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[12\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[15\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[15\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[15\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[14\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[14\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[14\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[17\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[17\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[17\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[16\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[16\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[16\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[19\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[19\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[19\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[18\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[18\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[18\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[20\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[20\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[20\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[1\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[1\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[2\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[2\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[3\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[3\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[4\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[4\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[4\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[5\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[5\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[5\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[6\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[6\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[6\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[7\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_addr_i\[7\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_addr_i\[7\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[16\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[16\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[16\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[0\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[0\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[0\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[17\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[17\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[17\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[1\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[1\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[1\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[18\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[18\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[18\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[2\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[2\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[2\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[19\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[19\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[19\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[3\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[3\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[3\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[20\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[20\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[20\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[4\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[4\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[4\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[21\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[21\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[21\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[5\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[5\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[5\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[22\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[22\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[22\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[6\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[6\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[6\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[23\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[23\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[23\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[7\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[7\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[7\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[24\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[24\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[24\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[8\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[8\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[8\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[25\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[25\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[25\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[9\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[9\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[9\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[26\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[26\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[26\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[10\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[10\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[10\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[27\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[27\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[27\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[11\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[11\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[11\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[28\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[28\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[28\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[12\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[12\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[12\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[29\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[29\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[29\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[13\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[13\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[13\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[30\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[30\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[30\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[14\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[14\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[14\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[31\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[31\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[31\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""} { "Info" "ISCL_SCL_CELL_NAME" "wb32_avalon16:wb32_avalon16\|wishbone_data_i\[15\]~buf0 " "Logic cell \"wb32_avalon16:wb32_avalon16\|wishbone_data_i\[15\]~buf0\"" {  } { { "wb32_avalon16.v" "wishbone_data_i\[15\]~buf0" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb32_avalon16.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751264541 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1578751264541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.map.smsg " "Generated suppressed messages file F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751265311 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 477 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 477 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1578751267401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578751267671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578751267671 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751269321 "|wishbone_soc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rxd_i " "No output dependent on input pin \"uart_rxd_i\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751269321 "|wishbone_soc|uart_rxd_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578751269321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17907 " "Implemented 17907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578751269321 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578751269321 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578751269321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17556 " "Implemented 17556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578751269321 ""} { "Info" "ICUT_CUT_TM_RAMS" "286 " "Implemented 286 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578751269321 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578751269321 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1578751269321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578751269321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578751269471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 22:01:09 2020 " "Processing ended: Sat Jan 11 22:01:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578751269471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578751269471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578751269471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578751269471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1578751271121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578751271131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 22:01:10 2020 " "Processing started: Sat Jan 11 22:01:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578751271131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1578751271131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1578751271131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1578751271271 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751271491 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751271781 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751271871 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 477 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 477 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1578751272081 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1578751272091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578751272371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751272371 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1578751273271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751273591 "|wishbone_soc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rxd_i " "No output dependent on input pin \"uart_rxd_i\"" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578751273591 "|wishbone_soc|uart_rxd_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1578751273591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17907 " "Implemented 17907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578751273601 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578751273601 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578751273601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17556 " "Implemented 17556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578751273601 ""} { "Info" "ICUT_CUT_TM_RAMS" "286 " "Implemented 286 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578751273601 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578751273601 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1578751273601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1578751273601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578751274581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 22:01:14 2020 " "Processing ended: Sat Jan 11 22:01:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578751274581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578751274581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578751274581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1578751274581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578751276131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578751276151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 22:01:15 2020 " "Processing started: Sat Jan 11 22:01:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578751276151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578751276151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578751276151 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578751276341 ""}
{ "Info" "0" "" "Project  = wishbone_cycy10_soc" {  } {  } 0 0 "Project  = wishbone_cycy10_soc" 0 0 "Fitter" 0 0 1578751276341 ""}
{ "Info" "0" "" "Revision = wishbone_cycy10_soc" {  } {  } 0 0 "Revision = wishbone_cycy10_soc" 0 0 "Fitter" 0 0 1578751276341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578751276671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578751276671 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone_cycy10_soc 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"wishbone_cycy10_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578751276831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578751276901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578751276901 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578751276961 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578751276961 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578751276961 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdr_clk_o~buf0 4 1 -68 -938 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of -68 degrees (-938 ps) for sdr_clk_o~buf0 port" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 52 0 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578751276961 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578751276961 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578751277221 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578751277231 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578751277711 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578751277711 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578751277711 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578751277711 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 32021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578751277781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 32023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578751277781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 32025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578751277781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 32027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578751277781 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 32029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578751277781 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578751277781 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578751277791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578751278861 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sdr_clk_o ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1 2.5 V 8mA 0 200 MHz 181 MHz " "Output pin \"sdr_clk_o\" (external output clock of PLL \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 200 MHz, but target device can support only maximum output clock frequency of 181 MHz for this combination of I/O standard, current strength and load" {  } { { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 99 0 0 } } { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_clk_o" } } } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 52 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { sdr_clk_o } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1578751279831 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578751281371 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578751281371 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578751281371 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578751281371 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578751281461 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578751281461 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578751281471 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578751281471 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578751281471 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase -67.50 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase -67.50 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578751281471 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1578751281471 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc " "Reading SDC File: 'f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578751281481 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751281571 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1578751281571 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751281571 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1578751281571 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751281571 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1578751281571 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751281571 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1578751281571 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] clk_50 " "Register wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578751281581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578751281581 "|wishbone_soc|clk_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751281771 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751281771 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751281771 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751281771 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1578751281771 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578751281771 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578751281771 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1578751281771 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578751281881 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578751281881 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578751281881 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578751281881 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.330          clk " "  83.330          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578751281881 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578751281881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578751284031 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578751284031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578751284031 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578751284031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2) " "Automatically promoted node ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578751284031 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578751284031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdr_clk_o~buf0 (placed in counter C2 of PLL_2) " "Automatically promoted node sdr_clk_o~buf0 (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578751284031 ""}  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578751284031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578751284031 ""}  } { { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 20823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578751284031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~2  " "Automatically promoted node openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 2060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wb_conmax/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 7557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|state.StateReq " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|state.StateReq" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 2098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[2\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[2\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 2058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[0\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[0\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 2056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[8\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[8\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 2054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[9\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[9\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 2055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[7\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[7\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 2053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[6\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[6\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1578751284031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578751284031 ""}  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/cpu/ex_mem.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 8946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578751284031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 26724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 26745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 21584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578751284031 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 24097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578751284031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sdram:sdram0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0 " "Destination node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~0" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 14816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1 " "Destination node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_cs_n~1" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 14817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~3 " "Destination node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|active_rnw~3" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 14834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\] " "Destination node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[0\]" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\] " "Destination node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[2\]" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\] " "Destination node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|i_refs\[1\]" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578751284031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578751284031 ""}  } { { "db/ip/sdram/submodules/altera_reset_synchronizer.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 1209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578751284031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578751286051 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578751286081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578751286081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578751286121 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\] -- no packable connection between output pin and register" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1578751286181 ""}  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[3\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578751286181 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\] -- no packable connection between output pin and register" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1578751286181 ""}  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[2\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578751286181 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\] -- no packable connection between output pin and register" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1578751286181 ""}  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[1\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578751286181 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\] " "Can't pack node sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\] -- no packable connection between output pin and register" {  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1578751286191 ""}  } { { "db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v" 442 0 0 } } { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram:sdram0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|m_cmd\[0\]" } } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578751286191 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1578751286201 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578751286201 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1578751286201 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578751286201 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578751286251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578751288671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578751288701 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578751288701 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Output Buffer " "Packed 32 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578751288701 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "103 " "Created 103 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1578751288701 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578751288701 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1 clk\[3\] sdr_clk_o~output " "PLL \"ip_pll_sdram:ip_pll_sdram0\|altpll:altpll_component\|ip_pll_sdram_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"sdr_clk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip_pll_sdram_altpll.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip_pll_sdram_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_pll_sdram.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/ip_pll_sdram.v" 115 0 0 } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 99 0 0 } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/wishbone_soc.v" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1578751288981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578751289831 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1578751289871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578751292461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578751301131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578751301711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578751320131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578751320131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578751322891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "32 " "Router estimated average interconnect usage is 32% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578751333791 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578751333791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578751338991 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1578751338991 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578751338991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578751339001 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.94 " "Total time spent on timing analysis during the Fitter is 4.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578751339591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578751339731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578751341991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578751342001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578751345001 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578751348941 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1578751350521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.fit.smsg " "Generated suppressed messages file F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/output_files/wishbone_cycy10_soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578751352031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5475 " "Peak virtual memory: 5475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578751356071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 22:02:36 2020 " "Processing ended: Sat Jan 11 22:02:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578751356071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578751356071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578751356071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578751356071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578751357421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578751357441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 22:02:37 2020 " "Processing started: Sat Jan 11 22:02:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578751357441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578751357441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578751357441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1578751358231 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1578751360221 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578751360281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578751360662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 22:02:40 2020 " "Processing ended: Sat Jan 11 22:02:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578751360662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578751360662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578751360662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578751360662 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578751361422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578751362252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578751362262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 22:02:41 2020 " "Processing started: Sat Jan 11 22:02:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578751362262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1578751362262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_sta wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1578751362262 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1578751362432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1578751363152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1578751363152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751363212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751363212 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578751364482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578751364482 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578751364482 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1578751364482 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1578751364642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1578751364642 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578751364652 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578751364652 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578751364652 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase -67.50 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase -67.50 -duty_cycle 50.00 -name \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578751364652 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578751364652 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc " "Reading SDC File: 'f:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/db/ip/sdram/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1578751364662 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751364832 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751364832 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751364832 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751364832 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751364842 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751364842 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751364842 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751364842 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] clk_50 " "Register wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578751364842 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578751364842 "|wishbone_soc|clk_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751365172 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751365172 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751365172 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751365172 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578751365172 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578751365172 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578751365172 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1578751365172 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1578751365302 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1578751365372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.582 " "Worst-case setup slack is 44.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.582               0.000 altera_reserved_tck  " "   44.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751365512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.456 " "Worst-case hold slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 altera_reserved_tck  " "    0.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751365562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.888 " "Worst-case recovery slack is 95.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.888               0.000 altera_reserved_tck  " "   95.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751365612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.132 " "Worst-case removal slack is 1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 altera_reserved_tck  " "    1.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751365652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.665 " "Worst-case minimum pulse width slack is 41.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.665               0.000 clk  " "   41.665               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.435               0.000 altera_reserved_tck  " "   49.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751365682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751365682 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751365972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751365972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751365972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751365972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.884 ns " "Worst Case Available Settling Time: 341.884 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751365972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751365972 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578751365972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578751366002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1578751366062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1578751369392 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751370182 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751370182 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751370192 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751370192 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751370192 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751370192 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751370192 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751370192 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] clk_50 " "Register wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578751370192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578751370192 "|wishbone_soc|clk_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751370332 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751370332 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751370332 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751370332 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578751370332 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578751370332 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578751370332 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1578751370332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.134 " "Worst-case setup slack is 45.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.134               0.000 altera_reserved_tck  " "   45.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751370582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751370612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.236 " "Worst-case recovery slack is 96.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.236               0.000 altera_reserved_tck  " "   96.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751370652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.030 " "Worst-case removal slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 altera_reserved_tck  " "    1.030               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751370682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.665 " "Worst-case minimum pulse width slack is 41.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.665               0.000 clk  " "   41.665               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.309               0.000 altera_reserved_tck  " "   49.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751370702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751370702 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751370872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751370872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751370872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751370872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.508 ns " "Worst Case Available Settling Time: 342.508 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751370872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751370872 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578751370872 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578751370882 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751371382 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751371382 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751371382 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751371382 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751371382 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751371382 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "The master clock for this clock assignment could not be derived.  Clock: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1578751371382 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1578751371382 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] clk_50 " "Register wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578751371392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578751371392 "|wishbone_soc|clk_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751371512 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751371512 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751371512 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ip_pll_sdram0\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578751371512 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578751371512 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578751371512 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578751371512 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1578751371512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.893 " "Worst-case setup slack is 47.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.893               0.000 altera_reserved_tck  " "   47.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751371642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751371662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.050 " "Worst-case recovery slack is 98.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.050               0.000 altera_reserved_tck  " "   98.050               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751371692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751371722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 41.665 " "Worst-case minimum pulse width slack is 41.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.665               0.000 clk  " "   41.665               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.428               0.000 altera_reserved_tck  " "   49.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578751371742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578751371742 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751371912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751371912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751371912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751371912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.754 ns " "Worst Case Available Settling Time: 346.754 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751371912 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578751371912 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578751371912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578751372472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578751372572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 53 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578751372902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 22:02:52 2020 " "Processing ended: Sat Jan 11 22:02:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578751372902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578751372902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578751372902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1578751372902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1578751374292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578751374312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 22:02:54 2020 " "Processing started: Sat Jan 11 22:02:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578751374312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578751374312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wishbone_cycy10_soc -c wishbone_cycy10_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578751374312 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "EDA Netlist Writer" 0 -1 1578751375022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1578751375342 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wishbone_cycy10_soc.vo F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/simulation/modelsim/ simulation " "Generated file wishbone_cycy10_soc.vo in folder \"F:/undergraduate_thesis/undergraduate-fzpeng2020/wishbone_cyc10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578751378632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578751380112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 22:03:00 2020 " "Processing ended: Sat Jan 11 22:03:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578751380112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578751380112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578751380112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578751380112 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 157 s " "Quartus Prime Full Compilation was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578751380872 ""}
