# üéÆ Map 3(Week-2) : : Path to silicon RISC-V SoC Tapeout gameplay progress
---
<div align="center">:man_technologist:<b>Developer:</b><mark> VlSI SYSTEM DESIGN(VSD) Team</mark></div>
<div align="center">:joystick:<b>Player-ID:</b><mark>Ranajoy Ghoshal</mark></div>

---

<br>

:rocket: Welcome to the <b>`Map-3(Week-2): SoC Fundamentals, observation of BabySoC structure and simulation` </b> gameplay report of the <b> RISC-V SoC Tapeout EdTech Game </b> :video_game:. This map is divided into two levels-

-  <b>Level-1:</b> :book: Theoratical understanding of SoC and basic outline of BabySoC.
-  <b>Level-2:</b> :dart: Practical understanding of BabySoC structure and simulation results.

<div align="center">:star::star::star::star::star::star:</div>

## üó∫Ô∏è Explore Map-2(Week-1):  SoC Fundamentals, observation of BabySoC structure and simulation
  <details>
  <summary>:checkered_flag: <b>Level-1:</b> Theoratical understanding of SoC and basic outline of BabySoC</summary>
    
  ##  :checkered_flag: Level-1: Theoratical understanding of SoC and basic outline of BabySoC
  :rocket:In this level, I have learned the concepts of SoC (`System on chip`) and outine of `BabySoc` (a simplified example of SoC).
  
  :walking: <b>[Explore Level-1 Gameplay](Level_1/readme.md)</b>
  
  :chart_with_upwards_trend: <b>Level-1 Status:</b> :white_check_mark: Completed
  </details>
  
  ---
  <details>
  <summary>:checkered_flag: <b>Level-2:</b> Practical understanding of BabySoC structure and simulation results </summary>
  
  ##  :checkered_flag: Level-2: Practical understanding of BabySoC structure and simulation results
   :rocket:At this stage, I have observed the design structure of BabySoC and related simulation results.
  
  :walking: <b>[Explore Level-2 Gameplay](Level_2/readme.md)</b>
  
  :chart_with_upwards_trend: <b>Level-2 Status:</b> :white_check_mark: Completed
  </details>

  ---
  
  <div align="center">:star::star::star::star::star::star:</div>

