# do EmbeddedProj2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:29:45 on Dec 20,2018
# vlog -work work EmbeddedProj2.vo 
# -- Compiling module Trial2
# 
# Top level modules:
# 	Trial2
# End time: 15:29:45 on Dec 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:29:45 on Dec 20,2018
# vlog -work work Waveform39.vwf.vt 
# -- Compiling module Trial2_vlg_vec_tst
# 
# Top level modules:
# 	Trial2_vlg_vec_tst
# End time: 15:29:46 on Dec 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Trial2_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 15:29:47 on Dec 20,2018
# Loading work.Trial2_vlg_vec_tst
# Loading work.Trial2
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.generic_28nm_lc_mlab_cell_impl
# Loading altera_lnsim_ver.common_porta_registers
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_lutram_register
# Loading altera_lnsim_ver.common_28nm_mlab_cell_core
# Loading altera_lnsim_ver.common_28nm_mlab_cell_pulse_generator
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Note: $finish    : Waveform39.vwf.vt(61)
#    Time: 1 us  Iteration: 0  Instance: /Trial2_vlg_vec_tst
# End time: 15:29:49 on Dec 20,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
