<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="SPI_Master_Interface_eiu913pm6" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="topic:1;2:124">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="title:1;3:10">SPI Master Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:1;6:8">The device supports a Quad Serial Peripheral Interface (SPI) master
    mode bus for connection to an external flash memory which stores the boot
    initialization code to be executed by the embedded processor at power-up.
    The external SPI flash can also store run-time executable code.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:2;11:8">The Quad SPI master interface is comprised of one clock, slave-select,
    and a 4-bit bidirectional data bus. The interface supports extended SPI
    single-IO and quad-IO modes at a selectable clock rate.</p>

    <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:3;15:32">Obfuscated bootstrap pins MSM and BST[1:0]
    provide options to select the SPI read command/mode used at boot. The
    following paragraph describes only the behaviour of the bootstrap option
    selected by the bootstrap configuration guidance in the HWDG.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:4;20:8">At power-on/reset the SPI master interface operates with an SPI clock
    rate of 25 MHz for initial read accesses to boot code, using extended SPI
    quad-input/output read mode (1-4-4) with command code 0xEB presented
    serially, 3-byte quad address, 8 dummy cycles, and quad data response.
    Firmware can later adjust the SPI master interface operation to higher SPI
    clock rates up to <ph audience="DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="ph:1;25:49">100 MHz </ph><ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="ph:2;25:90">100 MHz </ph>for increased read performance, as
    well as utilize 4-byte addressing in order to access the entire flash
    memory space. Extended SPI single-IO mode accesses can be utilized to read
    SPI flash ID information and registers as well as to execute other flash
    commands.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:5;31:8">The device requires a dedicated SPI flash memory to be directly
    connected and always available to the device as it may be used for
    run-time executable instructions after the boot phase. The SPI flash
    memory has to satisfy the following criteria:</p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="ul:1;36:9">
      <li id="d1e516" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="li:1;37:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:6;37:26">32 MB capacity</p></li>

      <li id="d1e522" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="li:2;39:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:7;39:26">Supports 1.8 V operation</p></li>

      <li id="d1e528" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="li:3;41:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:8;41:26">Supports SPI mode 0</p></li>

      <li id="d1e534" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="li:4;43:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:9;43:26">Supports 3-byte addressing by default and
      configurable to support 4-byte addressing</p></li>

      <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="li:5;46:11">Supports quad-IO mode</li>

      <li id="d1e540" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="li:6;48:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="p:10;48:26">Supports operation with SPI clock rate of <ph audience="DIGIG5_ROW" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="ph:3;48:94">100 MHz </ph><ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\SPI_Master_Interface_eiu913pm6.xml" xtrc="ph:4;48:135">100 MHz
      </ph>(and operation with the default initial boot rate of 25
      MHz).</p></li>
    </ul>
  </body>
</topic>