#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $auto$ff.cc:266:slice$3293.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3293.C[0] (FDCE_ZINI)                                                            1.794     1.794
$auto$ff.cc:266:slice$3293.Q[0] (FDCE_ZINI) [clock-to-output]                                          0.340     2.134
$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[5].in[0] (.names)                        1.238     3.372
$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[5].out[0] (.names)                       0.152     3.524
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.S[0] (MUXF6)                                0.569     4.093
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.O[0] (MUXF6)                                0.010     4.103
$abc$10747$abc$6701$iopadmap$done_sig.in[0] (.names)                                                   1.072     5.175
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                                  0.149     5.324
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                          2.568     7.893
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                          0.010     7.903
out:done_sig.outpad[0] (.output)                                                                       0.000     7.903
data arrival time                                                                                                7.903

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -7.903
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -7.903


#Path 2
Startpoint: $auto$ff.cc:266:slice$3077.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                        0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$3077.C[0] (FDCE_ZINI)                                                    2.142     2.142
$auto$ff.cc:266:slice$3077.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     2.482
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.in[2] (.names)                              1.373     3.855
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.out[0] (.names)                             0.150     4.005
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.I0[0] (MUXF6)                       0.000     4.005
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.O[0] (MUXF6)                        0.010     4.015
$abc$10747$abc$6701$iopadmap$done_sig.in[0] (.names)                                           1.072     5.087
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.149     5.236
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     7.804
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     7.814
out:done_sig.outpad[0] (.output)                                                               0.000     7.814
data arrival time                                                                                        7.814

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -7.814
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -7.814


#Path 3
Startpoint: $auto$ff.cc:266:slice$3554.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3554.C[0] (FDCE_ZINI)                                                            1.892     1.892
$auto$ff.cc:266:slice$3554.Q[0] (FDCE_ZINI) [clock-to-output]                                          0.340     2.232
$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[5].in[1] (.names)                        0.990     3.222
$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[5].out[0] (.names)                       0.152     3.374
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.S[0] (MUXF6)                                0.569     3.943
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.O[0] (MUXF6)                                0.010     3.953
$abc$10747$abc$6701$iopadmap$done_sig.in[0] (.names)                                                   1.072     5.025
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                                  0.149     5.174
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                          2.568     7.742
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                          0.010     7.752
out:done_sig.outpad[0] (.output)                                                                       0.000     7.752
data arrival time                                                                                                7.752

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -7.752
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -7.752


#Path 4
Startpoint: $auto$ff.cc:266:slice$3122.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$3122.C[0] (FDCE_ZINI)                                                            1.700     1.700
$auto$ff.cc:266:slice$3122.Q[0] (FDCE_ZINI) [clock-to-output]                                          0.340     2.040
$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[4].in[1] (.names)                        0.952     2.992
$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[4].out[0] (.names)                       0.152     3.144
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.in[0] (.names)                                      0.615     3.759
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.out[0] (.names)                                     0.118     3.877
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.I0[0] (MUXF6)                               0.000     3.877
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.O[0] (MUXF6)                                0.010     3.887
$abc$10747$abc$6701$iopadmap$done_sig.in[0] (.names)                                                   1.072     4.959
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                                  0.149     5.108
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                          2.568     7.676
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                          0.010     7.686
out:done_sig.outpad[0] (.output)                                                                       0.000     7.686
data arrival time                                                                                                7.686

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -7.686
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -7.686


#Path 5
Startpoint: $auto$ff.cc:266:slice$2690.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                              0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$2690.C[0] (FDCE_ZINI)                                                    2.057     2.057
$auto$ff.cc:266:slice$2690.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     2.397
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.in[4] (.names)                              1.122     3.520
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.out[0] (.names)                             0.152     3.672
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.I0[0] (MUXF6)                       0.000     3.672
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.O[0] (MUXF6)                        0.010     3.682
$abc$10747$abc$6701$iopadmap$done_sig.in[0] (.names)                                           1.072     4.754
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.149     4.903
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     7.471
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     7.481
out:done_sig.outpad[0] (.output)                                                               0.000     7.481
data arrival time                                                                                        7.481

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -7.481
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -7.481


#Path 6
Startpoint: $auto$ff.cc:266:slice$2861.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                0.000     0.000
clock source latency                                                                                   0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                0.000     0.000
$auto$ff.cc:266:slice$2861.C[0] (FDCE_ZINI)                                                            1.398     1.398
$auto$ff.cc:266:slice$2861.Q[0] (FDCE_ZINI) [clock-to-output]                                          0.340     1.738
$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[4].in[0] (.names)                        0.712     2.451
$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[4].out[0] (.names)                       0.119     2.570
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.in[0] (.names)                                      0.615     3.185
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.out[0] (.names)                                     0.118     3.303
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.I0[0] (MUXF6)                               0.000     3.303
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.O[0] (MUXF6)                                0.010     3.313
$abc$10747$abc$6701$iopadmap$done_sig.in[0] (.names)                                                   1.072     4.385
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                                  0.149     4.534
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                          2.568     7.102
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                          0.010     7.112
out:done_sig.outpad[0] (.output)                                                                       0.000     7.112
data arrival time                                                                                                7.112

clock virtual_io_clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -7.112
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -7.112


#Path 7
Startpoint: $auto$ff.cc:266:slice$3338.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                              0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$3338.C[0] (FDCE_ZINI)                                                    1.668     1.668
$auto$ff.cc:266:slice$3338.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     2.008
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.in[3] (.names)                              0.843     2.851
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.out[0] (.names)                             0.150     3.001
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.I0[0] (MUXF6)                       0.000     3.001
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.O[0] (MUXF6)                        0.010     3.011
$abc$10747$abc$6701$iopadmap$done_sig.in[0] (.names)                                           1.072     4.083
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.149     4.232
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     6.800
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     6.810
out:done_sig.outpad[0] (.output)                                                               0.000     6.810
data arrival time                                                                                        6.810

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -6.810
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -6.810


#Path 8
Startpoint: $auto$ff.cc:266:slice$2906.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                              0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$2906.C[0] (FDCE_ZINI)                                                    1.897     1.897
$auto$ff.cc:266:slice$2906.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     2.237
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.in[2] (.names)                              1.086     3.323
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.out[0] (.names)                             0.153     3.476
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.I0[0] (MUXF6)                       0.000     3.476
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.O[0] (MUXF6)                        0.010     3.486
$abc$10747$abc$6701$iopadmap$done_sig.in[1] (.names)                                           0.611     4.097
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.117     4.214
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     6.782
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     6.792
out:done_sig.outpad[0] (.output)                                                               0.000     6.792
data arrival time                                                                                        6.792

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -6.792
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -6.792


#Path 9
Startpoint: $auto$ff.cc:266:slice$4420.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                              0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$4420.C[0] (FDCE_ZINI)                                                    1.951     1.951
$auto$ff.cc:266:slice$4420.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     2.291
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.in[4] (.names)                              0.997     3.288
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.out[0] (.names)                             0.154     3.442
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.I0[0] (MUXF6)                       0.000     3.442
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.O[0] (MUXF6)                        0.010     3.452
$abc$10747$abc$6701$iopadmap$done_sig.in[1] (.names)                                           0.611     4.064
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.117     4.181
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     6.749
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     6.759
out:done_sig.outpad[0] (.output)                                                               0.000     6.759
data arrival time                                                                                        6.759

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -6.759
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -6.759


#Path 10
Startpoint: $auto$ff.cc:266:slice$2429.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                        0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$2429.C[0] (FDCE_ZINI)                                                    1.273     1.273
$auto$ff.cc:266:slice$2429.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     1.613
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.in[1] (.names)                              1.155     2.768
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0.out[0] (.names)                             0.152     2.920
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.I0[0] (MUXF6)                       0.000     2.920
$abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0.O[0] (MUXF6)                        0.010     2.930
$abc$10747$abc$6701$iopadmap$done_sig.in[0] (.names)                                           1.072     4.002
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.149     4.151
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     6.719
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     6.729
out:done_sig.outpad[0] (.output)                                                               0.000     6.729
data arrival time                                                                                        6.729

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -6.729
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -6.729


#Path 11
Startpoint: $auto$ff.cc:266:slice$2474.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                              0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$2474.C[0] (FDCE_ZINI)                                                    1.577     1.577
$auto$ff.cc:266:slice$2474.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     1.917
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.in[0] (.names)                              1.117     3.034
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.out[0] (.names)                             0.154     3.188
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.I0[0] (MUXF6)                       0.000     3.188
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.O[0] (MUXF6)                        0.010     3.198
$abc$10747$abc$6701$iopadmap$done_sig.in[1] (.names)                                           0.611     3.809
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.117     3.926
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     6.494
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     6.504
out:done_sig.outpad[0] (.output)                                                               0.000     6.504
data arrival time                                                                                        6.504

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -6.504
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -6.504


#Path 12
Startpoint: $auto$ff.cc:266:slice$3770.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3770.C[0] (FDCE_ZINI)                                                   2.129     2.129
$auto$ff.cc:266:slice$3770.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.470
$abc$10747$abc$6701$iopadmap$done_sig.in[3] (.names)                                          0.799     3.268
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                         0.149     3.417
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                 2.568     5.986
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                 0.010     5.996
out:done_sig.outpad[0] (.output)                                                              0.000     5.996
data arrival time                                                                                       5.996

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.996
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.996


#Path 13
Startpoint: $auto$ff.cc:266:slice$3554.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : out:response[2].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3554.C[0] (FDCE_ZINI)                                                   1.892     1.892
$auto$ff.cc:266:slice$3554.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.232
parallel_scheme.block2.arb.cnt1_done.in[0] (.names)                                           1.011     3.243
parallel_scheme.block2.arb.cnt1_done.out[0] (.names)                                          0.152     3.395
parallel_scheme.block2.arb.out.in[1] (.names)                                                 0.989     4.383
parallel_scheme.block2.arb.out.out[0] (.names)                                                0.150     4.533
$iopadmap$PUF.response_2.obuft.I[0] (OBUFT_VPR)                                               1.326     5.860
$iopadmap$PUF.response_2.obuft.O[0] (OBUFT_VPR)                                               0.010     5.870
out:response[2].outpad[0] (.output)                                                           0.000     5.870
data arrival time                                                                                       5.870

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.870
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.870


#Path 14
Startpoint: $auto$ff.cc:266:slice$3725.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                        0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$3725.C[0] (FDCE_ZINI)                                                    1.212     1.212
$auto$ff.cc:266:slice$3725.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     1.552
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.in[3] (.names)                              0.717     2.269
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.out[0] (.names)                             0.153     2.422
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.I0[0] (MUXF6)                       0.000     2.422
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.O[0] (MUXF6)                        0.010     2.432
$abc$10747$abc$6701$iopadmap$done_sig.in[1] (.names)                                           0.611     3.043
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.117     3.160
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     5.728
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     5.738
out:done_sig.outpad[0] (.output)                                                               0.000     5.738
data arrival time                                                                                        5.738

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -5.738
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -5.738


#Path 15
Startpoint: $auto$ff.cc:266:slice$2358.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2319.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2358.C[0] (FDCE_ZINI)                                                                                                                1.969     1.969
$auto$ff.cc:266:slice$2358.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.272
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.555
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.083
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.083
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.083
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.083
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.197
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.197
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.197
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.197
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.311
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.311
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.311
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.311
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.425
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.425
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.425
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.425
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.539
$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.539
$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.539
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.539
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.873
$techmap10190$auto$ff.cc:266:slice$2319.D.in[1] (.names)                                                                                                   1.266     6.138
$techmap10190$auto$ff.cc:266:slice$2319.D.out[0] (.names)                                                                                                  0.153     6.291
$auto$ff.cc:266:slice$2319.D[0] (FDCE_ZINI)                                                                                                                1.258     7.549
data arrival time                                                                                                                                                    7.549

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2319.C[0] (FDCE_ZINI)                                                                                                                1.800     1.800
clock uncertainty                                                                                                                                          0.000     1.800
cell setup time                                                                                                                                            0.046     1.846
data required time                                                                                                                                                   1.846
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.846
data arrival time                                                                                                                                                   -7.549
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.702


#Path 16
Startpoint: $auto$ff.cc:266:slice$2906.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : out:response[5].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2906.C[0] (FDCE_ZINI)                                                   1.897     1.897
$auto$ff.cc:266:slice$2906.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.237
parallel_scheme.block5.arb.cnt1_done.in[0] (.names)                                           1.396     3.633
parallel_scheme.block5.arb.cnt1_done.out[0] (.names)                                          0.152     3.785
parallel_scheme.block5.arb.out.in[1] (.names)                                                 1.063     4.848
parallel_scheme.block5.arb.out.out[0] (.names)                                                0.150     4.998
$iopadmap$PUF.response_5.obuft.I[0] (OBUFT_VPR)                                               0.678     5.676
$iopadmap$PUF.response_5.obuft.O[0] (OBUFT_VPR)                                               0.010     5.686
out:response[5].outpad[0] (.output)                                                           0.000     5.686
data arrival time                                                                                       5.686

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.686
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.686


#Path 17
Startpoint: $auto$ff.cc:266:slice$3077.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : out:response[3].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3077.C[0] (FDCE_ZINI)                                                   2.142     2.142
$auto$ff.cc:266:slice$3077.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.482
parallel_scheme.block3.arb.out.in[0] (.names)                                                 1.788     4.270
parallel_scheme.block3.arb.out.out[0] (.names)                                                0.149     4.419
$iopadmap$PUF.response_3.obuft.I[0] (OBUFT_VPR)                                               1.208     5.627
$iopadmap$PUF.response_3.obuft.O[0] (OBUFT_VPR)                                               0.010     5.637
out:response[3].outpad[0] (.output)                                                           0.000     5.637
data arrival time                                                                                       5.637

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.637
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.637


#Path 18
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2272.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                1.307     1.307
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.647
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  1.086     2.732
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     2.884
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     2.884
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.392
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.392
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.392
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.392
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.506
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.506
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.506
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.506
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.620
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.620
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.620
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.620
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.734
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.734
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.734
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.734
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.848
$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.848
$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.848
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.848
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.182
$techmap10263$auto$ff.cc:266:slice$2272.D.in[1] (.names)                                                                                                   1.153     5.335
$techmap10263$auto$ff.cc:266:slice$2272.D.out[0] (.names)                                                                                                  0.153     5.488
$auto$ff.cc:266:slice$2272.D[0] (FDCE_ZINI)                                                                                                                1.259     6.747
data arrival time                                                                                                                                                    6.747

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2272.C[0] (FDCE_ZINI)                                                                                                                1.118     1.118
clock uncertainty                                                                                                                                          0.000     1.118
cell setup time                                                                                                                                            0.046     1.164
data required time                                                                                                                                                   1.164
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.164
data arrival time                                                                                                                                                   -6.747
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.584


#Path 19
Startpoint: $auto$ff.cc:266:slice$3675.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2293.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3675.C[0] (FDCE_ZINI)                                                                                                                1.212     1.212
$auto$ff.cc:266:slice$3675.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.552
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.236     2.788
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.296
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.296
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.296
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.296
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.410
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.410
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.410
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.410
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.524
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.524
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.524
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.524
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.638
$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.638
$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.638
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.638
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     3.972
$techmap10177$auto$ff.cc:266:slice$2293.D.in[1] (.names)                                                                                                   1.153     5.125
$techmap10177$auto$ff.cc:266:slice$2293.D.out[0] (.names)                                                                                                  0.153     5.278
$auto$ff.cc:266:slice$2293.D[0] (FDCE_ZINI)                                                                                                                1.259     6.537
data arrival time                                                                                                                                                    6.537

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2293.C[0] (FDCE_ZINI)                                                                                                                0.915     0.915
clock uncertainty                                                                                                                                          0.000     0.915
cell setup time                                                                                                                                            0.046     0.961
data required time                                                                                                                                                   0.961
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   0.961
data arrival time                                                                                                                                                   -6.537
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.576


#Path 20
Startpoint: $auto$ff.cc:266:slice$2645.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                        0.000     0.000
clock source latency                                                                           0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                        0.000     0.000
$auto$ff.cc:266:slice$2645.C[0] (FDCE_ZINI)                                                    0.993     0.993
$auto$ff.cc:266:slice$2645.Q[0] (FDCE_ZINI) [clock-to-output]                                  0.340     1.333
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.in[1] (.names)                              0.764     2.097
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0.out[0] (.names)                             0.120     2.217
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.I0[0] (MUXF6)                       0.000     2.217
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.O[0] (MUXF6)                        0.010     2.227
$abc$10747$abc$6701$iopadmap$done_sig.in[1] (.names)                                           0.611     2.838
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                          0.117     2.955
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                  2.568     5.523
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                  0.010     5.533
out:done_sig.outpad[0] (.output)                                                               0.000     5.533
data arrival time                                                                                        5.533

clock virtual_io_clock (rise edge)                                                             0.000     0.000
clock source latency                                                                           0.000     0.000
clock uncertainty                                                                              0.000     0.000
output external delay                                                                          0.000     0.000
data required time                                                                                       0.000
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.000
data arrival time                                                                                       -5.533
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -5.533


#Path 21
Startpoint: $auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2291.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3024.C[0] (FDCE_ZINI)                                                                                                                2.047     2.047
$auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.350
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.633
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.617
$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.617
$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.617
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.617
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.951
$techmap10033$auto$ff.cc:266:slice$2291.D.in[1] (.names)                                                                                                   1.149     6.100
$techmap10033$auto$ff.cc:266:slice$2291.D.out[0] (.names)                                                                                                  0.153     6.253
$auto$ff.cc:266:slice$2291.D[0] (FDCE_ZINI)                                                                                                                1.259     7.511
data arrival time                                                                                                                                                    7.511

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2291.C[0] (FDCE_ZINI)                                                                                                                1.936     1.936
clock uncertainty                                                                                                                                          0.000     1.936
cell setup time                                                                                                                                            0.046     1.982
data required time                                                                                                                                                   1.982
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.982
data arrival time                                                                                                                                                   -7.511
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.529


#Path 22
Startpoint: $auto$ff.cc:266:slice$3770.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : out:response[1].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3770.C[0] (FDCE_ZINI)                                                   2.129     2.129
$auto$ff.cc:266:slice$3770.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.470
parallel_scheme.block1.arb.cnt1_done.in[0] (.names)                                           0.702     3.171
parallel_scheme.block1.arb.cnt1_done.out[0] (.names)                                          0.120     3.291
parallel_scheme.block1.arb.out.in[1] (.names)                                                 0.777     4.069
parallel_scheme.block1.arb.out.out[0] (.names)                                                0.153     4.222
$iopadmap$PUF.response_1.obuft.I[0] (OBUFT_VPR)                                               1.286     5.508
$iopadmap$PUF.response_1.obuft.O[0] (OBUFT_VPR)                                               0.010     5.518
out:response[1].outpad[0] (.output)                                                           0.000     5.518
data arrival time                                                                                       5.518

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.518
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.518


#Path 23
Startpoint: $auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2279.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3219.C[0] (FDCE_ZINI)                                                                                                                1.978     1.978
$auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.281
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.564
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.320
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.320
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.320
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.320
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.434
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.434
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.434
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.434
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.548
$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.548
$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.548
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.548
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.882
$techmap10165$auto$ff.cc:266:slice$2279.D.in[1] (.names)                                                                                                   1.149     6.030
$techmap10165$auto$ff.cc:266:slice$2279.D.out[0] (.names)                                                                                                  0.153     6.183
$auto$ff.cc:266:slice$2279.D[0] (FDCE_ZINI)                                                                                                                1.259     7.442
data arrival time                                                                                                                                                    7.442

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2279.C[0] (FDCE_ZINI)                                                                                                                1.892     1.892
clock uncertainty                                                                                                                                          0.000     1.892
cell setup time                                                                                                                                            0.046     1.938
data required time                                                                                                                                                   1.938
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.938
data arrival time                                                                                                                                                   -7.442
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.504


#Path 24
Startpoint: $auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2315.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2340.C[0] (FDCE_ZINI)                                                                                                                1.557     1.557
$auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.897
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.383     3.280
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.130
$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.130
$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.130
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.130
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.464
$techmap10230$auto$ff.cc:266:slice$2315.D.in[1] (.names)                                                                                                   1.149     5.613
$techmap10230$auto$ff.cc:266:slice$2315.D.out[0] (.names)                                                                                                  0.153     5.766
$auto$ff.cc:266:slice$2315.D[0] (FDCE_ZINI)                                                                                                                1.259     7.025
data arrival time                                                                                                                                                    7.025

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2315.C[0] (FDCE_ZINI)                                                                                                                1.508     1.508
clock uncertainty                                                                                                                                          0.000     1.508
cell setup time                                                                                                                                            0.046     1.554
data required time                                                                                                                                                   1.554
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.554
data arrival time                                                                                                                                                   -7.025
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.471


#Path 25
Startpoint: $auto$ff.cc:266:slice$3122.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : out:response[4].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3122.C[0] (FDCE_ZINI)                                                   1.700     1.700
$auto$ff.cc:266:slice$3122.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.040
parallel_scheme.block4.arb.cnt1_done.in[0] (.names)                                           1.254     3.295
parallel_scheme.block4.arb.cnt1_done.out[0] (.names)                                          0.152     3.447
parallel_scheme.block4.arb.out.in[1] (.names)                                                 0.837     4.284
parallel_scheme.block4.arb.out.out[0] (.names)                                                0.152     4.436
$iopadmap$PUF.response_4.obuft.I[0] (OBUFT_VPR)                                               1.008     5.444
$iopadmap$PUF.response_4.obuft.O[0] (OBUFT_VPR)                                               0.010     5.454
out:response[4].outpad[0] (.output)                                                           0.000     5.454
data arrival time                                                                                       5.454

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.454
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.454


#Path 26
Startpoint: $auto$ff.cc:266:slice$3003.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2287.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3003.C[0] (FDCE_ZINI)                                                                                                                1.506     1.506
$auto$ff.cc:266:slice$3003.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     1.809
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.300     3.109
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.637
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.637
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.637
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.637
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.751
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.751
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.751
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.751
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.865
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.865
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.865
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.865
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.979
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.979
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.979
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.979
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.093
$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.093
$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.093
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.093
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.427
$techmap10125$auto$ff.cc:266:slice$2287.D.in[1] (.names)                                                                                                   1.248     5.675
$techmap10125$auto$ff.cc:266:slice$2287.D.out[0] (.names)                                                                                                  0.153     5.828
$auto$ff.cc:266:slice$2287.D[0] (FDCE_ZINI)                                                                                                                1.035     6.864
data arrival time                                                                                                                                                    6.864

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2287.C[0] (FDCE_ZINI)                                                                                                                1.364     1.364
clock uncertainty                                                                                                                                          0.000     1.364
cell setup time                                                                                                                                            0.046     1.410
data required time                                                                                                                                                   1.410
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.410
data arrival time                                                                                                                                                   -6.864
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.453


#Path 27
Startpoint: $auto$ff.cc:266:slice$2474.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : out:response[7].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2474.C[0] (FDCE_ZINI)                                                   1.577     1.577
$auto$ff.cc:266:slice$2474.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     1.917
parallel_scheme.block7.arb.cnt1_done.in[0] (.names)                                           1.101     3.018
parallel_scheme.block7.arb.cnt1_done.out[0] (.names)                                          0.152     3.170
parallel_scheme.block7.arb.out.in[1] (.names)                                                 1.059     4.229
parallel_scheme.block7.arb.out.out[0] (.names)                                                0.152     4.381
$iopadmap$PUF.response_7.obuft.I[0] (OBUFT_VPR)                                               1.060     5.441
$iopadmap$PUF.response_7.obuft.O[0] (OBUFT_VPR)                                               0.010     5.451
out:response[7].outpad[0] (.output)                                                           0.000     5.451
data arrival time                                                                                       5.451

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.451
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.451


#Path 28
Startpoint: $auto$ff.cc:266:slice$2335.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2335.C[0] (FDCE_ZINI)                                                   1.464     1.464
$auto$ff.cc:266:slice$2335.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     1.804
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.S[0] (MUXF6)                       0.301     2.105
$abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0.O[0] (MUXF6)                       0.010     2.115
$abc$10747$abc$6701$iopadmap$done_sig.in[1] (.names)                                          0.611     2.726
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                         0.117     2.843
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                 2.568     5.412
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                 0.010     5.422
out:done_sig.outpad[0] (.output)                                                              0.000     5.422
data arrival time                                                                                       5.422

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.422
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.422


#Path 29
Startpoint: $auto$ff.cc:266:slice$3240.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2283.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3240.C[0] (FDCE_ZINI)                                                                                                                2.159     2.159
$auto$ff.cc:266:slice$3240.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.462
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.744
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.272
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.272
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.272
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.272
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.386
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.386
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.386
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.386
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.500
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.500
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.500
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.500
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.614
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.614
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.614
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.614
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.728
$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.728
$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.728
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.728
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     5.062
$techmap10127$auto$ff.cc:266:slice$2283.D.in[1] (.names)                                                                                                   1.149     6.211
$techmap10127$auto$ff.cc:266:slice$2283.D.out[0] (.names)                                                                                                  0.153     6.364
$auto$ff.cc:266:slice$2283.D[0] (FDCE_ZINI)                                                                                                                1.116     7.480
data arrival time                                                                                                                                                    7.480

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2283.C[0] (FDCE_ZINI)                                                                                                                2.018     2.018
clock uncertainty                                                                                                                                          0.000     2.018
cell setup time                                                                                                                                            0.046     2.064
data required time                                                                                                                                                   2.064
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.064
data arrival time                                                                                                                                                   -7.480
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.416


#Path 30
Startpoint: $auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2301.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3456.C[0] (FDCE_ZINI)                                                                                                                1.868     1.868
$auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.171
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.453
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.209
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.209
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.209
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.209
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.323
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.323
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.323
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.323
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.437
$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.437
$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.437
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.437
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.771
$techmap10167$auto$ff.cc:266:slice$2301.D.in[1] (.names)                                                                                                   1.149     5.920
$techmap10167$auto$ff.cc:266:slice$2301.D.out[0] (.names)                                                                                                  0.153     6.073
$auto$ff.cc:266:slice$2301.D[0] (FDCE_ZINI)                                                                                                                1.116     7.189
data arrival time                                                                                                                                                    7.189

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2301.C[0] (FDCE_ZINI)                                                                                                                1.728     1.728
clock uncertainty                                                                                                                                          0.000     1.728
cell setup time                                                                                                                                            0.046     1.774
data required time                                                                                                                                                   1.774
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.774
data arrival time                                                                                                                                                   -7.189
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.415


#Path 31
Startpoint: $auto$ff.cc:266:slice$2690.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : out:response[6].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2690.C[0] (FDCE_ZINI)                                                   2.057     2.057
$auto$ff.cc:266:slice$2690.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.397
parallel_scheme.block6.arb.cnt1_done.in[0] (.names)                                           0.888     3.286
parallel_scheme.block6.arb.cnt1_done.out[0] (.names)                                          0.117     3.403
parallel_scheme.block6.arb.out.in[1] (.names)                                                 0.887     4.290
parallel_scheme.block6.arb.out.out[0] (.names)                                                0.149     4.439
$iopadmap$PUF.response_6.obuft.I[0] (OBUFT_VPR)                                               0.941     5.380
$iopadmap$PUF.response_6.obuft.O[0] (OBUFT_VPR)                                               0.010     5.390
out:response[6].outpad[0] (.output)                                                           0.000     5.390
data arrival time                                                                                       5.390

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.390
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.390


#Path 32
Startpoint: orred.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
orred.inpad[0] (.input)                                                     0.000     0.000
$iopadmap$PUF.orred.I[0] (IBUF_VPR)                                         0.000     0.000
$iopadmap$PUF.orred.O[0] (IBUF_VPR)                                         0.010     0.010
$abc$10747$abc$6701$iopadmap$done_sig.in[2] (.names)                        2.651     2.661
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                       0.150     2.811
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                               2.568     5.379
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                               0.010     5.389
out:done_sig.outpad[0] (.output)                                            0.000     5.389
data arrival time                                                                     5.389

clock virtual_io_clock (rise edge)                                          0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                    -5.389
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -5.389


#Path 33
Startpoint: $auto$ff.cc:266:slice$3509.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : out:done_sig.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3509.C[0] (FDCE_ZINI)                                                   1.382     1.382
$auto$ff.cc:266:slice$3509.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     1.722
$abc$10747$abc$6701$iopadmap$done_sig.in[4] (.names)                                          0.923     2.645
$abc$10747$abc$6701$iopadmap$done_sig.out[0] (.names)                                         0.149     2.794
$iopadmap$PUF.done_sig.obuft.I[0] (OBUFT_VPR)                                                 2.568     5.362
$iopadmap$PUF.done_sig.obuft.O[0] (OBUFT_VPR)                                                 0.010     5.372
out:done_sig.outpad[0] (.output)                                                              0.000     5.372
data arrival time                                                                                       5.372

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.372
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.372


#Path 34
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2297.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.747     2.747
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     3.087
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  0.994     4.081
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.969
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.969
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.969
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.969
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     5.083
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     5.083
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     5.083
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     5.083
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     5.197
$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     5.197
$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     5.197
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     5.197
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     5.531
$techmap10175$auto$ff.cc:266:slice$2297.D.in[1] (.names)                                                                                                   1.039     6.570
$techmap10175$auto$ff.cc:266:slice$2297.D.out[0] (.names)                                                                                                  0.153     6.723
$auto$ff.cc:266:slice$2297.D[0] (FDCE_ZINI)                                                                                                                1.035     7.758
data arrival time                                                                                                                                                    7.758

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2297.C[0] (FDCE_ZINI)                                                                                                                2.361     2.361
clock uncertainty                                                                                                                                          0.000     2.361
cell setup time                                                                                                                                            0.046     2.407
data required time                                                                                                                                                   2.407
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.407
data arrival time                                                                                                                                                   -7.758
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.352


#Path 35
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2276.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.120     2.120
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     2.460
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  0.994     3.454
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     3.606
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     3.606
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.114
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.114
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.114
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.114
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.228
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.228
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.228
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.228
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.342
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.342
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.342
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.342
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.456
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.456
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.456
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.456
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.570
$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.570
$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.570
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.570
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.904
$techmap10261$auto$ff.cc:266:slice$2276.D.in[1] (.names)                                                                                                   1.039     5.943
$techmap10261$auto$ff.cc:266:slice$2276.D.out[0] (.names)                                                                                                  0.153     6.096
$auto$ff.cc:266:slice$2276.D[0] (FDCE_ZINI)                                                                                                                1.035     7.132
data arrival time                                                                                                                                                    7.132

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2276.C[0] (FDCE_ZINI)                                                                                                                1.748     1.748
clock uncertainty                                                                                                                                          0.000     1.748
cell setup time                                                                                                                                            0.046     1.794
data required time                                                                                                                                                   1.794
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.794
data arrival time                                                                                                                                                   -7.132
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.338


#Path 36
Startpoint: $auto$ff.cc:266:slice$4420.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : out:response[0].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$4420.C[0] (FDCE_ZINI)                                                   1.951     1.951
$auto$ff.cc:266:slice$4420.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.291
parallel_scheme.block0.arb.cnt1_done.in[0] (.names)                                           0.579     2.869
parallel_scheme.block0.arb.cnt1_done.out[0] (.names)                                          0.120     2.989
parallel_scheme.block0.arb.out.in[1] (.names)                                                 0.833     3.822
parallel_scheme.block0.arb.out.out[0] (.names)                                                0.153     3.975
$iopadmap$PUF.response.obuft.I[0] (OBUFT_VPR)                                                 1.349     5.324
$iopadmap$PUF.response.obuft.O[0] (OBUFT_VPR)                                                 0.010     5.334
out:response[0].outpad[0] (.output)                                                           0.000     5.334
data arrival time                                                                                       5.334

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.334
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.334


#Path 37
Startpoint: $auto$ff.cc:266:slice$2574.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2331.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2574.C[0] (FDCE_ZINI)                                                                                                                2.515     2.515
$auto$ff.cc:266:slice$2574.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     2.855
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.231     4.086
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.594
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.594
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.594
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.594
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.708
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.708
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.708
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.708
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.822
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.822
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.822
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.822
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.936
$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.936
$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.936
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.936
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     5.270
$techmap10235$auto$ff.cc:266:slice$2331.D.in[1] (.names)                                                                                                   1.039     6.309
$techmap10235$auto$ff.cc:266:slice$2331.D.out[0] (.names)                                                                                                  0.153     6.462
$auto$ff.cc:266:slice$2331.D[0] (FDCE_ZINI)                                                                                                                1.035     7.497
data arrival time                                                                                                                                                    7.497

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2331.C[0] (FDCE_ZINI)                                                                                                                2.121     2.121
clock uncertainty                                                                                                                                          0.000     2.121
cell setup time                                                                                                                                            0.046     2.167
data required time                                                                                                                                                   2.167
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.167
data arrival time                                                                                                                                                   -7.497
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.330


#Path 38
Startpoint: $auto$ff.cc:266:slice$2787.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2323.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2787.C[0] (FDCE_ZINI)                                                                                                                2.328     2.328
$auto$ff.cc:266:slice$2787.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.631
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.891
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.419
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.419
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.419
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.419
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.533
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.533
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.533
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.533
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.647
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.647
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.647
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.647
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.761
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.761
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.761
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.761
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.875
$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.875
$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.875
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.875
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     5.209
$techmap10048$auto$ff.cc:266:slice$2323.D.in[1] (.names)                                                                                                   1.039     6.248
$techmap10048$auto$ff.cc:266:slice$2323.D.out[0] (.names)                                                                                                  0.153     6.401
$auto$ff.cc:266:slice$2323.D[0] (FDCE_ZINI)                                                                                                                1.035     7.437
data arrival time                                                                                                                                                    7.437

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2323.C[0] (FDCE_ZINI)                                                                                                                2.080     2.080
clock uncertainty                                                                                                                                          0.000     2.080
cell setup time                                                                                                                                            0.046     2.126
data required time                                                                                                                                                   2.126
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.126
data arrival time                                                                                                                                                   -7.437
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.311


#Path 39
Startpoint: $auto$ff.cc:266:slice$2811.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2327.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2811.C[0] (FDCE_ZINI)                                                                                                                1.147     1.147
$auto$ff.cc:266:slice$2811.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.487
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.138     2.625
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.133
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.133
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.133
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.133
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.247
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.247
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.247
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.247
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.361
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.361
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.361
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.361
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.475
$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.475
$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.475
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.475
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     3.809
$techmap10234$auto$ff.cc:266:slice$2327.D.in[1] (.names)                                                                                                   1.039     4.848
$techmap10234$auto$ff.cc:266:slice$2327.D.out[0] (.names)                                                                                                  0.153     5.001
$auto$ff.cc:266:slice$2327.D[0] (FDCE_ZINI)                                                                                                                1.035     6.037
data arrival time                                                                                                                                                    6.037

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2327.C[0] (FDCE_ZINI)                                                                                                                0.787     0.787
clock uncertainty                                                                                                                                          0.000     0.787
cell setup time                                                                                                                                            0.046     0.833
data required time                                                                                                                                                   0.833
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   0.833
data arrival time                                                                                                                                                   -6.037
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.204


#Path 40
Startpoint: $auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2268.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3882.C[0] (FDCE_ZINI)                                                                                                                1.815     1.815
$auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.118
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.379
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.135
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.135
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.135
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.135
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.249
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.249
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.249
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.249
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.363
$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.363
$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.363
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.363
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.697
$techmap10295$auto$ff.cc:266:slice$2268.D.in[1] (.names)                                                                                                   1.039     5.736
$techmap10295$auto$ff.cc:266:slice$2268.D.out[0] (.names)                                                                                                  0.153     5.889
$auto$ff.cc:266:slice$2268.D[0] (FDCE_ZINI)                                                                                                                1.035     6.924
data arrival time                                                                                                                                                    6.924

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2268.C[0] (FDCE_ZINI)                                                                                                                1.674     1.674
clock uncertainty                                                                                                                                          0.000     1.674
cell setup time                                                                                                                                            0.046     1.720
data required time                                                                                                                                                   1.720
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.720
data arrival time                                                                                                                                                   -6.924
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.204


#Path 41
Startpoint: $auto$ff.cc:266:slice$3293.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : out:response[2].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3293.C[0] (FDCE_ZINI)                                                   1.794     1.794
$auto$ff.cc:266:slice$3293.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.134
parallel_scheme.block2.arb.out.in[0] (.names)                                                 1.535     3.669
parallel_scheme.block2.arb.out.out[0] (.names)                                                0.150     3.819
$iopadmap$PUF.response_2.obuft.I[0] (OBUFT_VPR)                                               1.326     5.146
$iopadmap$PUF.response_2.obuft.O[0] (OBUFT_VPR)                                               0.010     5.156
out:response[2].outpad[0] (.output)                                                           0.000     5.156
data arrival time                                                                                       5.156

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.156
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.156


#Path 42
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2311.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                1.135     1.135
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.475
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  0.996     2.471
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     2.623
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     2.623
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.131
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.131
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.131
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.131
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.245
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.245
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.245
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.245
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.359
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.359
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.359
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.359
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.473
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.473
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.473
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.473
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.587
$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.587
$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.587
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.587
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     3.921
$techmap10101$auto$ff.cc:266:slice$2311.D.in[1] (.names)                                                                                                   1.039     4.960
$techmap10101$auto$ff.cc:266:slice$2311.D.out[0] (.names)                                                                                                  0.153     5.113
$auto$ff.cc:266:slice$2311.D[0] (FDCE_ZINI)                                                                                                                1.035     6.149
data arrival time                                                                                                                                                    6.149

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2311.C[0] (FDCE_ZINI)                                                                                                                0.985     0.985
clock uncertainty                                                                                                                                          0.000     0.985
cell setup time                                                                                                                                            0.046     1.031
data required time                                                                                                                                                   1.031
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.031
data arrival time                                                                                                                                                   -6.149
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -5.118


#Path 43
Startpoint: $auto$ff.cc:266:slice$3338.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : out:response[3].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                             0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3338.C[0] (FDCE_ZINI)                                                   1.668     1.668
$auto$ff.cc:266:slice$3338.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     2.008
parallel_scheme.block3.arb.cnt1_done.in[0] (.names)                                           0.725     2.734
parallel_scheme.block3.arb.cnt1_done.out[0] (.names)                                          0.117     2.851
parallel_scheme.block3.arb.out.in[1] (.names)                                                 0.856     3.706
parallel_scheme.block3.arb.out.out[0] (.names)                                                0.149     3.855
$iopadmap$PUF.response_3.obuft.I[0] (OBUFT_VPR)                                               1.208     5.063
$iopadmap$PUF.response_3.obuft.O[0] (OBUFT_VPR)                                               0.010     5.073
out:response[3].outpad[0] (.output)                                                           0.000     5.073
data arrival time                                                                                       5.073

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -5.073
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -5.073


#Path 44
Startpoint: $auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3043.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3024.C[0] (FDCE_ZINI)                                                                                                                2.047     2.047
$auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.350
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.633
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.617
$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.617
$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.617
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.617
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.839
$auto$ff.cc:266:slice$3043.D[0] (FDCE_ZINI)                                                                                                                1.910     6.749
data arrival time                                                                                                                                                    6.749

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3043.C[0] (FDCE_ZINI)                                                                                                                1.923     1.923
clock uncertainty                                                                                                                                          0.000     1.923
cell setup time                                                                                                                                            0.046     1.969
data required time                                                                                                                                                   1.969
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.969
data arrival time                                                                                                                                                   -6.749
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.780


#Path 45
Startpoint: $auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3475.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3456.C[0] (FDCE_ZINI)                                                                                                                1.868     1.868
$auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.171
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.453
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.209
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.209
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.209
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.209
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.323
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.323
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.323
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.323
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.437
$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.437
$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.437
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.437
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.659
$auto$ff.cc:266:slice$3475.D[0] (FDCE_ZINI)                                                                                                                1.841     6.500
data arrival time                                                                                                                                                    6.500

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3475.C[0] (FDCE_ZINI)                                                                                                                1.783     1.783
clock uncertainty                                                                                                                                          0.000     1.783
cell setup time                                                                                                                                            0.046     1.829
data required time                                                                                                                                                   1.829
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.829
data arrival time                                                                                                                                                   -6.500
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.671


#Path 46
Startpoint: $auto$ff.cc:266:slice$3003.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3022.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3003.C[0] (FDCE_ZINI)                                                                                                                1.506     1.506
$auto$ff.cc:266:slice$3003.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     1.809
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.300     3.109
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.637
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.637
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.637
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.637
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.751
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.751
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.751
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.751
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.865
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.865
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.865
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.865
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.979
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.979
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.979
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.979
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.093
$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.093
$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.093
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.093
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.315
$auto$ff.cc:266:slice$3022.D[0] (FDCE_ZINI)                                                                                                                1.812     6.127
data arrival time                                                                                                                                                    6.127

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3022.C[0] (FDCE_ZINI)                                                                                                                1.452     1.452
clock uncertainty                                                                                                                                          0.000     1.452
cell setup time                                                                                                                                            0.046     1.498
data required time                                                                                                                                                   1.498
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.498
data arrival time                                                                                                                                                   -6.127
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.629


#Path 47
Startpoint: $auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2356.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2340.C[0] (FDCE_ZINI)                                                                                                                1.557     1.557
$auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.897
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.383     3.280
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.130
$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.130
$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.130
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.130
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.352
$auto$ff.cc:266:slice$2356.D[0] (FDCE_ZINI)                                                                                                                1.814     6.166
data arrival time                                                                                                                                                    6.166

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2356.C[0] (FDCE_ZINI)                                                                                                                1.557     1.557
clock uncertainty                                                                                                                                          0.000     1.557
cell setup time                                                                                                                                            0.046     1.603
data required time                                                                                                                                                   1.603
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.603
data arrival time                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.563


#Path 48
Startpoint: $auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3901.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3882.C[0] (FDCE_ZINI)                                                                                                                1.815     1.815
$auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.118
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.379
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.135
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.135
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.135
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.135
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.249
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.249
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.249
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.249
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.363
$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.363
$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.363
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.363
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.585
$auto$ff.cc:266:slice$3901.D[0] (FDCE_ZINI)                                                                                                                1.837     6.422
data arrival time                                                                                                                                                    6.422

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3901.C[0] (FDCE_ZINI)                                                                                                                1.849     1.849
clock uncertainty                                                                                                                                          0.000     1.849
cell setup time                                                                                                                                            0.046     1.895
data required time                                                                                                                                                   1.895
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.895
data arrival time                                                                                                                                                   -6.422
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.527


#Path 49
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3922.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                1.307     1.307
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.647
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  1.086     2.732
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     2.884
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     2.884
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.392
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.392
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.392
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.392
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.506
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.506
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.506
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.506
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.620
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.620
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.620
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.620
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.734
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.734
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.734
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.734
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.848
$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.848
$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.848
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.848
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.070
$auto$ff.cc:266:slice$3922.D[0] (FDCE_ZINI)                                                                                                                1.673     5.743
data arrival time                                                                                                                                                    5.743

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3922.C[0] (FDCE_ZINI)                                                                                                                1.206     1.206
clock uncertainty                                                                                                                                          0.000     1.206
cell setup time                                                                                                                                            0.046     1.252
data required time                                                                                                                                                   1.252
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.252
data arrival time                                                                                                                                                   -5.743
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.491


#Path 50
Startpoint: $auto$ff.cc:266:slice$2358.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2377.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2358.C[0] (FDCE_ZINI)                                                                                                                1.969     1.969
$auto$ff.cc:266:slice$2358.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.272
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.555
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.083
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.083
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.083
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.083
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.197
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.197
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.197
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.197
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.311
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.311
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.311
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.311
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.425
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.425
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.425
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.425
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.539
$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.539
$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.539
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.539
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.761
$auto$ff.cc:266:slice$2377.D[0] (FDCE_ZINI)                                                                                                                1.673     6.433
data arrival time                                                                                                                                                    6.433

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2377.C[0] (FDCE_ZINI)                                                                                                                1.917     1.917
clock uncertainty                                                                                                                                          0.000     1.917
cell setup time                                                                                                                                            0.046     1.963
data required time                                                                                                                                                   1.963
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.963
data arrival time                                                                                                                                                   -6.433
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.471


#Path 51
Startpoint: $auto$ff.cc:266:slice$3240.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3259.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3240.C[0] (FDCE_ZINI)                                                                                                                2.159     2.159
$auto$ff.cc:266:slice$3240.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.462
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.744
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.272
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.272
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.272
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.272
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.386
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.386
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.386
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.386
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.500
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.500
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.500
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.500
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.614
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.614
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.614
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.614
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.728
$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.728
$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.728
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.728
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.950
$auto$ff.cc:266:slice$3259.D[0] (FDCE_ZINI)                                                                                                                1.673     6.623
data arrival time                                                                                                                                                    6.623

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3259.C[0] (FDCE_ZINI)                                                                                                                2.107     2.107
clock uncertainty                                                                                                                                          0.000     2.107
cell setup time                                                                                                                                            0.046     2.153
data required time                                                                                                                                                   2.153
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.153
data arrival time                                                                                                                                                   -6.623
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.470


#Path 52
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3454.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.747     2.747
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     3.087
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  0.994     4.081
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.969
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.969
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.969
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.969
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     5.083
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     5.083
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     5.083
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     5.083
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     5.197
$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     5.197
$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     5.197
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     5.197
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     5.419
$auto$ff.cc:266:slice$3454.D[0] (FDCE_ZINI)                                                                                                                1.655     7.074
data arrival time                                                                                                                                                    7.074

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3454.C[0] (FDCE_ZINI)                                                                                                                2.563     2.563
clock uncertainty                                                                                                                                          0.000     2.563
cell setup time                                                                                                                                            0.046     2.609
data required time                                                                                                                                                   2.609
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.609
data arrival time                                                                                                                                                   -7.074
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.465


#Path 53
Startpoint: $auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3238.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3219.C[0] (FDCE_ZINI)                                                                                                                1.978     1.978
$auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.281
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.564
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.320
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.320
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.320
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.320
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.434
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.434
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.434
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.434
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.548
$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.548
$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.548
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.548
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.770
$auto$ff.cc:266:slice$3238.D[0] (FDCE_ZINI)                                                                                                                1.673     6.442
data arrival time                                                                                                                                                    6.442

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3238.C[0] (FDCE_ZINI)                                                                                                                1.954     1.954
clock uncertainty                                                                                                                                          0.000     1.954
cell setup time                                                                                                                                            0.046     2.000
data required time                                                                                                                                                   2.000
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.000
data arrival time                                                                                                                                                   -6.442
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.442


#Path 54
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2611.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                1.135     1.135
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.475
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  0.996     2.471
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     2.623
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     2.623
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.131
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.131
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.131
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.131
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.245
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.245
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.245
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.245
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.359
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.359
$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.359
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.359
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.473
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.473
$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.473
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.473
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.587
$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.587
$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.587
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.587
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     3.809
$auto$ff.cc:266:slice$2611.D[0] (FDCE_ZINI)                                                                                                                1.812     5.622
data arrival time                                                                                                                                                    5.622

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2611.C[0] (FDCE_ZINI)                                                                                                                1.135     1.135
clock uncertainty                                                                                                                                          0.000     1.135
cell setup time                                                                                                                                            0.046     1.181
data required time                                                                                                                                                   1.181
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.181
data arrival time                                                                                                                                                   -5.622
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.441


#Path 55
Startpoint: $auto$ff.cc:266:slice$2787.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2806.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2787.C[0] (FDCE_ZINI)                                                                                                                2.328     2.328
$auto$ff.cc:266:slice$2787.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.631
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.891
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.419
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.419
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.419
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.419
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.533
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.533
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.533
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.533
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.647
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.647
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.647
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.647
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.761
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.761
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.761
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.761
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.875
$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.875
$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.875
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.875
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     5.097
$auto$ff.cc:266:slice$2806.D[0] (FDCE_ZINI)                                                                                                                1.665     6.762
data arrival time                                                                                                                                                    6.762

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2806.C[0] (FDCE_ZINI)                                                                                                                2.282     2.282
clock uncertainty                                                                                                                                          0.000     2.282
cell setup time                                                                                                                                            0.046     2.328
data required time                                                                                                                                                   2.328
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.328
data arrival time                                                                                                                                                   -6.762
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.434


#Path 56
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3670.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.120     2.120
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     2.460
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  0.994     3.454
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     3.606
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     3.606
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.114
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.114
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.114
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.114
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.228
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.228
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.228
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.228
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.342
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.342
$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.342
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.342
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.456
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.456
$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.456
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.456
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.570
$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.570
$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.570
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.570
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.792
$auto$ff.cc:266:slice$3670.D[0] (FDCE_ZINI)                                                                                                                1.665     6.457
data arrival time                                                                                                                                                    6.457

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3670.C[0] (FDCE_ZINI)                                                                                                                1.992     1.992
clock uncertainty                                                                                                                                          0.000     1.992
cell setup time                                                                                                                                            0.046     2.038
data required time                                                                                                                                                   2.038
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.038
data arrival time                                                                                                                                                   -6.457
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.419


#Path 57
Startpoint: $auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3466.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3456.C[0] (FDCE_ZINI)                                                                                                                1.868     1.868
$auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.171
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.453
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.408
$auto$ff.cc:266:slice$3466.D[0] (FDCE_ZINI)                                                                                                                1.798     6.206
data arrival time                                                                                                                                                    6.206

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3466.C[0] (FDCE_ZINI)                                                                                                                1.792     1.792
clock uncertainty                                                                                                                                          0.000     1.792
cell setup time                                                                                                                                            0.045     1.837
data required time                                                                                                                                                   1.837
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.837
data arrival time                                                                                                                                                   -6.206
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.368


#Path 58
Startpoint: $auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3042.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3024.C[0] (FDCE_ZINI)                                                                                                                2.047     2.047
$auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.350
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.633
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.816
$auto$ff.cc:266:slice$3042.D[0] (FDCE_ZINI)                                                                                                                1.494     6.310
data arrival time                                                                                                                                                    6.310

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3042.C[0] (FDCE_ZINI)                                                                                                                1.923     1.923
clock uncertainty                                                                                                                                          0.000     1.923
cell setup time                                                                                                                                            0.046     1.969
data required time                                                                                                                                                   1.969
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.969
data arrival time                                                                                                                                                   -6.310
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.341


#Path 59
Startpoint: $auto$ff.cc:266:slice$2861.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : out:response[4].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2861.C[0] (FDCE_ZINI)                                                   1.398     1.398
$auto$ff.cc:266:slice$2861.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     1.738
parallel_scheme.block4.arb.out.in[0] (.names)                                                 1.405     3.143
parallel_scheme.block4.arb.out.out[0] (.names)                                                0.152     3.295
$iopadmap$PUF.response_4.obuft.I[0] (OBUFT_VPR)                                               1.008     4.303
$iopadmap$PUF.response_4.obuft.O[0] (OBUFT_VPR)                                               0.010     4.313
out:response[4].outpad[0] (.output)                                                           0.000     4.313
data arrival time                                                                                       4.313

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.313
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.313


#Path 60
Startpoint: $auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3892.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3882.C[0] (FDCE_ZINI)                                                                                                                1.815     1.815
$auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.118
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.379
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.334
$auto$ff.cc:266:slice$3892.D[0] (FDCE_ZINI)                                                                                                                1.643     5.977
data arrival time                                                                                                                                                    5.977

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3892.C[0] (FDCE_ZINI)                                                                                                                1.632     1.632
clock uncertainty                                                                                                                                          0.000     1.632
cell setup time                                                                                                                                            0.045     1.677
data required time                                                                                                                                                   1.677
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.677
data arrival time                                                                                                                                                   -5.977
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.300


#Path 61
Startpoint: $auto$ff.cc:266:slice$2811.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2827.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2811.C[0] (FDCE_ZINI)                                                                                                                1.147     1.147
$auto$ff.cc:266:slice$2811.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.487
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.138     2.625
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.133
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.133
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.133
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.133
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.247
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.247
$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.247
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.247
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.361
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.361
$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.361
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.361
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.475
$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.475
$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.475
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.475
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     3.697
$auto$ff.cc:266:slice$2827.D[0] (FDCE_ZINI)                                                                                                                1.796     5.493
data arrival time                                                                                                                                                    5.493

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2827.C[0] (FDCE_ZINI)                                                                                                                1.147     1.147
clock uncertainty                                                                                                                                          0.000     1.147
cell setup time                                                                                                                                            0.046     1.193
data required time                                                                                                                                                   1.193
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.193
data arrival time                                                                                                                                                   -5.493
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.300


#Path 62
Startpoint: $auto$ff.cc:266:slice$3675.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3691.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3675.C[0] (FDCE_ZINI)                                                                                                                1.212     1.212
$auto$ff.cc:266:slice$3675.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.552
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.236     2.788
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.296
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.296
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.296
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.296
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.410
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.410
$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.410
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.410
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.524
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.524
$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.524
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.524
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.638
$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.638
$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.638
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.638
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     3.860
$auto$ff.cc:266:slice$3691.D[0] (FDCE_ZINI)                                                                                                                1.673     5.533
data arrival time                                                                                                                                                    5.533

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3691.C[0] (FDCE_ZINI)                                                                                                                1.212     1.212
clock uncertainty                                                                                                                                          0.000     1.212
cell setup time                                                                                                                                            0.046     1.258
data required time                                                                                                                                                   1.258
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.258
data arrival time                                                                                                                                                   -5.533
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.275


#Path 63
Startpoint: $auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3034.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3024.C[0] (FDCE_ZINI)                                                                                                                2.047     2.047
$auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.350
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.633
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.588
$auto$ff.cc:266:slice$3034.D[0] (FDCE_ZINI)                                                                                                                1.656     6.244
data arrival time                                                                                                                                                    6.244

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3034.C[0] (FDCE_ZINI)                                                                                                                1.926     1.926
clock uncertainty                                                                                                                                          0.000     1.926
cell setup time                                                                                                                                            0.045     1.971
data required time                                                                                                                                                   1.971
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.971
data arrival time                                                                                                                                                   -6.244
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.272


#Path 64
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3921.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                1.307     1.307
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.647
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  1.086     2.732
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     2.884
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     2.884
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.392
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.392
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.392
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.392
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.506
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.506
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.506
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.506
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.620
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.620
$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.620
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.620
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.734
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.734
$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.734
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.734
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.047
$auto$ff.cc:266:slice$3921.D[0] (FDCE_ZINI)                                                                                                                1.470     5.517
data arrival time                                                                                                                                                    5.517

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3921.C[0] (FDCE_ZINI)                                                                                                                1.206     1.206
clock uncertainty                                                                                                                                          0.000     1.206
cell setup time                                                                                                                                            0.046     1.252
data required time                                                                                                                                                   1.252
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.252
data arrival time                                                                                                                                                   -5.517
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.266


#Path 65
Startpoint: $auto$ff.cc:266:slice$2574.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2590.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2574.C[0] (FDCE_ZINI)                                                                                                                2.515     2.515
$auto$ff.cc:266:slice$2574.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     2.855
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.231     4.086
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.594
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.594
$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.594
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.594
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.708
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.708
$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.708
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.708
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.822
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.822
$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.822
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.822
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.936
$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.936
$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.936
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.936
$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     5.158
$auto$ff.cc:266:slice$2590.D[0] (FDCE_ZINI)                                                                                                                1.665     6.823
data arrival time                                                                                                                                                    6.823

clock parallel_scheme.block6.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2590.C[0] (FDCE_ZINI)                                                                                                                2.515     2.515
clock uncertainty                                                                                                                                          0.000     2.515
cell setup time                                                                                                                                            0.046     2.561
data required time                                                                                                                                                   2.561
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.561
data arrival time                                                                                                                                                   -6.823
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.261


#Path 66
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3445.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.747     2.747
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     3.087
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  0.994     4.081
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     5.168
$auto$ff.cc:266:slice$3445.D[0] (FDCE_ZINI)                                                                                                                1.643     6.811
data arrival time                                                                                                                                                    6.811

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3445.C[0] (FDCE_ZINI)                                                                                                                2.512     2.512
clock uncertainty                                                                                                                                          0.000     2.512
cell setup time                                                                                                                                            0.045     2.557
data required time                                                                                                                                                   2.557
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.557
data arrival time                                                                                                                                                   -6.811
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.254


#Path 67
Startpoint: $auto$ff.cc:266:slice$3003.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3013.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3003.C[0] (FDCE_ZINI)                                                                                                                1.506     1.506
$auto$ff.cc:266:slice$3003.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     1.809
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.300     3.109
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.637
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.637
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.637
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.637
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.751
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.751
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.751
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.751
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.064
$auto$ff.cc:266:slice$3013.D[0] (FDCE_ZINI)                                                                                                                1.791     5.854
data arrival time                                                                                                                                                    5.854

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3013.C[0] (FDCE_ZINI)                                                                                                                1.562     1.562
clock uncertainty                                                                                                                                          0.000     1.562
cell setup time                                                                                                                                            0.045     1.607
data required time                                                                                                                                                   1.607
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.607
data arrival time                                                                                                                                                   -5.854
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.247


#Path 68
Startpoint: $auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3474.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3456.C[0] (FDCE_ZINI)                                                                                                                1.868     1.868
$auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.171
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.453
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.209
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.209
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.209
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.209
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.323
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.323
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.323
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.323
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.636
$auto$ff.cc:266:slice$3474.D[0] (FDCE_ZINI)                                                                                                                1.438     6.074
data arrival time                                                                                                                                                    6.074

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3474.C[0] (FDCE_ZINI)                                                                                                                1.783     1.783
clock uncertainty                                                                                                                                          0.000     1.783
cell setup time                                                                                                                                            0.046     1.829
data required time                                                                                                                                                   1.829
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.829
data arrival time                                                                                                                                                   -6.074
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.245


#Path 69
Startpoint: $auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3463.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3456.C[0] (FDCE_ZINI)                                                                                                                1.868     1.868
$auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.171
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.453
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.317
$auto$ff.cc:266:slice$3463.D[0] (FDCE_ZINI)                                                                                                                1.754     6.070
data arrival time                                                                                                                                                    6.070

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3463.C[0] (FDCE_ZINI)                                                                                                                1.792     1.792
clock uncertainty                                                                                                                                          0.000     1.792
cell setup time                                                                                                                                            0.045     1.837
data required time                                                                                                                                                   1.837
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.837
data arrival time                                                                                                                                                   -6.070
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.233


#Path 70
Startpoint: $auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3040.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3024.C[0] (FDCE_ZINI)                                                                                                                2.047     2.047
$auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.350
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.633
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.837
$auto$ff.cc:266:slice$3040.D[0] (FDCE_ZINI)                                                                                                                1.349     6.186
data arrival time                                                                                                                                                    6.186

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3040.C[0] (FDCE_ZINI)                                                                                                                1.926     1.926
clock uncertainty                                                                                                                                          0.000     1.926
cell setup time                                                                                                                                            0.046     1.972
data required time                                                                                                                                                   1.972
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.972
data arrival time                                                                                                                                                   -6.186
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.213


#Path 71
Startpoint: $auto$ff.cc:266:slice$2358.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2376.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2358.C[0] (FDCE_ZINI)                                                                                                                1.969     1.969
$auto$ff.cc:266:slice$2358.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.272
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.555
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.083
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.083
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.083
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.083
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.197
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.197
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.197
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.197
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.311
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.311
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.311
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.311
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.425
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.425
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.425
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.425
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.738
$auto$ff.cc:266:slice$2376.D[0] (FDCE_ZINI)                                                                                                                1.438     6.175
data arrival time                                                                                                                                                    6.175

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2376.C[0] (FDCE_ZINI)                                                                                                                1.917     1.917
clock uncertainty                                                                                                                                          0.000     1.917
cell setup time                                                                                                                                            0.046     1.963
data required time                                                                                                                                                   1.963
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.963
data arrival time                                                                                                                                                   -6.175
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.213


#Path 72
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3661.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.120     2.120
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     2.460
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  0.994     3.454
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     3.606
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     3.606
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.114
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.114
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.114
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.114
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.228
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.228
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.228
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.228
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.541
$auto$ff.cc:266:slice$3661.D[0] (FDCE_ZINI)                                                                                                                1.652     6.193
data arrival time                                                                                                                                                    6.193

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3661.C[0] (FDCE_ZINI)                                                                                                                1.940     1.940
clock uncertainty                                                                                                                                          0.000     1.940
cell setup time                                                                                                                                            0.045     1.985
data required time                                                                                                                                                   1.985
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.985
data arrival time                                                                                                                                                   -6.193
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.208


#Path 73
Startpoint: $auto$ff.cc:266:slice$2429.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : out:response[6].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2429.C[0] (FDCE_ZINI)                                                   1.273     1.273
$auto$ff.cc:266:slice$2429.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     1.613
parallel_scheme.block6.arb.out.in[0] (.names)                                                 1.482     3.095
parallel_scheme.block6.arb.out.out[0] (.names)                                                0.149     3.244
$iopadmap$PUF.response_6.obuft.I[0] (OBUFT_VPR)                                               0.941     4.185
$iopadmap$PUF.response_6.obuft.O[0] (OBUFT_VPR)                                               0.010     4.195
out:response[6].outpad[0] (.output)                                                           0.000     4.195
data arrival time                                                                                       4.195

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.195
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.195


#Path 74
Startpoint: $auto$ff.cc:266:slice$2787.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2803.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2787.C[0] (FDCE_ZINI)                                                                                                                2.328     2.328
$auto$ff.cc:266:slice$2787.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.631
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.891
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.419
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.419
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.419
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.419
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.533
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.533
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.533
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.533
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.647
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.647
$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.647
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.647
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.761
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.761
$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.761
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.761
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     5.095
$auto$ff.cc:266:slice$2803.D[0] (FDCE_ZINI)                                                                                                                1.469     6.565
data arrival time                                                                                                                                                    6.565

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2803.C[0] (FDCE_ZINI)                                                                                                                2.331     2.331
clock uncertainty                                                                                                                                          0.000     2.331
cell setup time                                                                                                                                            0.046     2.377
data required time                                                                                                                                                   2.377
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.377
data arrival time                                                                                                                                                   -6.565
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.188


#Path 75
Startpoint: $auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2355.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2340.C[0] (FDCE_ZINI)                                                                                                                1.557     1.557
$auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.897
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.383     3.280
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.329
$auto$ff.cc:266:slice$2355.D[0] (FDCE_ZINI)                                                                                                                1.460     5.789
data arrival time                                                                                                                                                    5.789

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2355.C[0] (FDCE_ZINI)                                                                                                                1.557     1.557
clock uncertainty                                                                                                                                          0.000     1.557
cell setup time                                                                                                                                            0.046     1.603
data required time                                                                                                                                                   1.603
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.603
data arrival time                                                                                                                                                   -5.789
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.186


#Path 76
Startpoint: $auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3237.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3219.C[0] (FDCE_ZINI)                                                                                                                1.978     1.978
$auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.281
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.564
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.320
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.320
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.320
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.320
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.434
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.434
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.434
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.434
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.747
$auto$ff.cc:266:slice$3237.D[0] (FDCE_ZINI)                                                                                                                1.438     6.184
data arrival time                                                                                                                                                    6.184

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3237.C[0] (FDCE_ZINI)                                                                                                                1.954     1.954
clock uncertainty                                                                                                                                          0.000     1.954
cell setup time                                                                                                                                            0.046     2.000
data required time                                                                                                                                                   2.000
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.000
data arrival time                                                                                                                                                   -6.184
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.184


#Path 77
Startpoint: $auto$ff.cc:266:slice$3725.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : out:response[0].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3725.C[0] (FDCE_ZINI)                                                   1.212     1.212
$auto$ff.cc:266:slice$3725.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     1.552
parallel_scheme.block0.arb.out.in[0] (.names)                                                 1.107     2.659
parallel_scheme.block0.arb.out.out[0] (.names)                                                0.154     2.813
$iopadmap$PUF.response.obuft.I[0] (OBUFT_VPR)                                                 1.349     4.162
$iopadmap$PUF.response.obuft.O[0] (OBUFT_VPR)                                                 0.010     4.172
out:response[0].outpad[0] (.output)                                                           0.000     4.172
data arrival time                                                                                       4.172

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.172
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.172


#Path 78
Startpoint: $auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2347.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2340.C[0] (FDCE_ZINI)                                                                                                                1.557     1.557
$auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.897
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.383     3.280
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.101
$auto$ff.cc:266:slice$2347.D[0] (FDCE_ZINI)                                                                                                                1.798     5.899
data arrival time                                                                                                                                                    5.899

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2347.C[0] (FDCE_ZINI)                                                                                                                1.683     1.683
clock uncertainty                                                                                                                                          0.000     1.683
cell setup time                                                                                                                                            0.045     1.728
data required time                                                                                                                                                   1.728
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.728
data arrival time                                                                                                                                                   -5.899
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.171


#Path 79
Startpoint: $auto$ff.cc:266:slice$3509.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : out:response[1].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$3509.C[0] (FDCE_ZINI)                                                   1.382     1.382
$auto$ff.cc:266:slice$3509.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     1.722
parallel_scheme.block1.arb.out.in[0] (.names)                                                 0.997     2.719
parallel_scheme.block1.arb.out.out[0] (.names)                                                0.154     2.873
$iopadmap$PUF.response_1.obuft.I[0] (OBUFT_VPR)                                               1.286     4.159
$iopadmap$PUF.response_1.obuft.O[0] (OBUFT_VPR)                                               0.010     4.169
out:response[1].outpad[0] (.output)                                                           0.000     4.169
data arrival time                                                                                       4.169

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.169
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.169


#Path 80
Startpoint: $auto$ff.cc:266:slice$2335.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : out:response[7].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                       0.000     0.000
clock source latency                                                                          0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                       0.000     0.000
$auto$ff.cc:266:slice$2335.C[0] (FDCE_ZINI)                                                   1.464     1.464
$auto$ff.cc:266:slice$2335.Q[0] (FDCE_ZINI) [clock-to-output]                                 0.340     1.804
parallel_scheme.block7.arb.out.in[0] (.names)                                                 1.142     2.946
parallel_scheme.block7.arb.out.out[0] (.names)                                                0.152     3.098
$iopadmap$PUF.response_7.obuft.I[0] (OBUFT_VPR)                                               1.060     4.159
$iopadmap$PUF.response_7.obuft.O[0] (OBUFT_VPR)                                               0.010     4.169
out:response[7].outpad[0] (.output)                                                           0.000     4.169
data arrival time                                                                                       4.169

clock virtual_io_clock (rise edge)                                                            0.000     0.000
clock source latency                                                                          0.000     0.000
clock uncertainty                                                                             0.000     0.000
output external delay                                                                         0.000     0.000
data required time                                                                                      0.000
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.000
data arrival time                                                                                      -4.169
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -4.169


#Path 81
Startpoint: $auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3229.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3219.C[0] (FDCE_ZINI)                                                                                                                1.978     1.978
$auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.281
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.564
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.519
$auto$ff.cc:266:slice$3229.D[0] (FDCE_ZINI)                                                                                                                1.648     6.166
data arrival time                                                                                                                                                    6.166

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3229.C[0] (FDCE_ZINI)                                                                                                                1.953     1.953
clock uncertainty                                                                                                                                          0.000     1.953
cell setup time                                                                                                                                            0.045     1.998
data required time                                                                                                                                                   1.998
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.998
data arrival time                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.168


#Path 82
Startpoint: $auto$ff.cc:266:slice$3675.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3682.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3675.C[0] (FDCE_ZINI)                                                                                                                1.212     1.212
$auto$ff.cc:266:slice$3675.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.552
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.236     2.788
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.296
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.296
$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.296
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.296
$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     3.609
$auto$ff.cc:266:slice$3682.D[0] (FDCE_ZINI)                                                                                                                1.648     5.257
data arrival time                                                                                                                                                    5.257

clock parallel_scheme.block1.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3682.C[0] (FDCE_ZINI)                                                                                                                1.049     1.049
clock uncertainty                                                                                                                                          0.000     1.049
cell setup time                                                                                                                                            0.045     1.094
data required time                                                                                                                                                   1.094
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.094
data arrival time                                                                                                                                                   -5.257
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.163


#Path 83
Startpoint: $auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2602.D[0] (FDCE_ZINI clocked by parallel_scheme.block6.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2591.C[0] (FDCE_ZINI)                                                                                                                1.135     1.135
$auto$ff.cc:266:slice$2591.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.475
$auto$alumacc.cc:485:replace_alu$1841.X[0].in[0] (.names)                                                                                                  0.996     2.471
$auto$alumacc.cc:485:replace_alu$1841.X[0].out[0] (.names)                                                                                                 0.152     2.623
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     2.623
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.131
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.131
$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.131
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.131
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.245
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.245
$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.245
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.245
$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     3.558
$auto$ff.cc:266:slice$2602.D[0] (FDCE_ZINI)                                                                                                                1.643     5.202
data arrival time                                                                                                                                                    5.202

clock parallel_scheme.block6.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2602.C[0] (FDCE_ZINI)                                                                                                                0.995     0.995
clock uncertainty                                                                                                                                          0.000     0.995
cell setup time                                                                                                                                            0.045     1.040
data required time                                                                                                                                                   1.040
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.040
data arrival time                                                                                                                                                   -5.202
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.161


#Path 84
Startpoint: $auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3913.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3902.C[0] (FDCE_ZINI)                                                                                                                1.307     1.307
$auto$ff.cc:266:slice$3902.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.647
$auto$alumacc.cc:485:replace_alu$1805.X[0].in[0] (.names)                                                                                                  1.086     2.732
$auto$alumacc.cc:485:replace_alu$1805.X[0].out[0] (.names)                                                                                                 0.152     2.884
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     2.884
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.392
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.392
$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.392
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.392
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.506
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.506
$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.506
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.506
$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     3.819
$auto$ff.cc:266:slice$3913.D[0] (FDCE_ZINI)                                                                                                                1.797     5.616
data arrival time                                                                                                                                                    5.616

clock parallel_scheme.block0.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3913.C[0] (FDCE_ZINI)                                                                                                                1.413     1.413
clock uncertainty                                                                                                                                          0.000     1.413
cell setup time                                                                                                                                            0.045     1.458
data required time                                                                                                                                                   1.458
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.458
data arrival time                                                                                                                                                   -5.616
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.158


#Path 85
Startpoint: $auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2352.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2340.C[0] (FDCE_ZINI)                                                                                                                1.557     1.557
$auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.897
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.383     3.280
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.238
$auto$ff.cc:266:slice$2352.D[0] (FDCE_ZINI)                                                                                                                1.403     5.641
data arrival time                                                                                                                                                    5.641

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2352.C[0] (FDCE_ZINI)                                                                                                                1.442     1.442
clock uncertainty                                                                                                                                          0.000     1.442
cell setup time                                                                                                                                            0.046     1.488
data required time                                                                                                                                                   1.488
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.488
data arrival time                                                                                                                                                   -5.641
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.153


#Path 86
Startpoint: $auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3889.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3882.C[0] (FDCE_ZINI)                                                                                                                1.815     1.815
$auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.118
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.379
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.243
$auto$ff.cc:266:slice$3889.D[0] (FDCE_ZINI)                                                                                                                1.584     5.827
data arrival time                                                                                                                                                    5.827

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3889.C[0] (FDCE_ZINI)                                                                                                                1.632     1.632
clock uncertainty                                                                                                                                          0.000     1.632
cell setup time                                                                                                                                            0.045     1.677
data required time                                                                                                                                                   1.677
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.677
data arrival time                                                                                                                                                   -5.827
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.151


#Path 87
Startpoint: $auto$ff.cc:266:slice$3240.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3250.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3240.C[0] (FDCE_ZINI)                                                                                                                2.159     2.159
$auto$ff.cc:266:slice$3240.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.462
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.744
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.272
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.272
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.272
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.272
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.386
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.386
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.386
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.386
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.699
$auto$ff.cc:266:slice$3250.D[0] (FDCE_ZINI)                                                                                                                1.642     6.340
data arrival time                                                                                                                                                    6.340

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3250.C[0] (FDCE_ZINI)                                                                                                                2.159     2.159
clock uncertainty                                                                                                                                          0.000     2.159
cell setup time                                                                                                                                            0.045     2.204
data required time                                                                                                                                                   2.204
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.204
data arrival time                                                                                                                                                   -6.340
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.136


#Path 88
Startpoint: $auto$ff.cc:266:slice$2787.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2797.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2787.C[0] (FDCE_ZINI)                                                                                                                2.328     2.328
$auto$ff.cc:266:slice$2787.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.631
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.891
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.419
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.419
$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.419
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.419
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.533
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.533
$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.533
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.533
$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.846
$auto$ff.cc:266:slice$2797.D[0] (FDCE_ZINI)                                                                                                                1.655     6.501
data arrival time                                                                                                                                                    6.501

clock parallel_scheme.block5.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2797.C[0] (FDCE_ZINI)                                                                                                                2.331     2.331
clock uncertainty                                                                                                                                          0.000     2.331
cell setup time                                                                                                                                            0.045     2.376
data required time                                                                                                                                                   2.376
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.376
data arrival time                                                                                                                                                   -6.501
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.125


#Path 89
Startpoint: $auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3041.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3024.C[0] (FDCE_ZINI)                                                                                                                2.047     2.047
$auto$ff.cc:266:slice$3024.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.350
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.633
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.161
$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.161
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.275
$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.275
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.389
$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.389
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.503
$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.503
$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239     4.742
$auto$ff.cc:266:slice$3041.D[0] (FDCE_ZINI)                                                                                                                1.352     6.094
data arrival time                                                                                                                                                    6.094

clock parallel_scheme.block4.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3041.C[0] (FDCE_ZINI)                                                                                                                1.923     1.923
clock uncertainty                                                                                                                                          0.000     1.923
cell setup time                                                                                                                                            0.046     1.969
data required time                                                                                                                                                   1.969
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.969
data arrival time                                                                                                                                                   -6.094
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.125


#Path 90
Startpoint: $auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3235.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3219.C[0] (FDCE_ZINI)                                                                                                                1.978     1.978
$auto$ff.cc:266:slice$3219.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.281
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.564
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.092
$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.092
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.206
$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.206
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.320
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.320
$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.320
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.320
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.434
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.434
$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.434
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.434
$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.768
$auto$ff.cc:266:slice$3235.D[0] (FDCE_ZINI)                                                                                                                1.349     6.117
data arrival time                                                                                                                                                    6.117

clock parallel_scheme.block3.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3235.C[0] (FDCE_ZINI)                                                                                                                1.953     1.953
clock uncertainty                                                                                                                                          0.000     1.953
cell setup time                                                                                                                                            0.046     1.999
data required time                                                                                                                                                   1.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.999
data arrival time                                                                                                                                                   -6.117
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.117


#Path 91
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3442.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.747     2.747
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     3.087
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  0.994     4.081
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     5.077
$auto$ff.cc:266:slice$3442.D[0] (FDCE_ZINI)                                                                                                                1.584     6.661
data arrival time                                                                                                                                                    6.661

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3442.C[0] (FDCE_ZINI)                                                                                                                2.512     2.512
clock uncertainty                                                                                                                                          0.000     2.512
cell setup time                                                                                                                                            0.045     2.557
data required time                                                                                                                                                   2.557
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.557
data arrival time                                                                                                                                                   -6.661
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.105


#Path 92
Startpoint: $auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$2353.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2340.C[0] (FDCE_ZINI)                                                                                                                1.557     1.557
$auto$ff.cc:266:slice$2340.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.897
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.383     3.280
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.788
$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.788
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.902
$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.902
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.016
$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.016
$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.350
$auto$ff.cc:266:slice$2353.D[0] (FDCE_ZINI)                                                                                                                1.479     5.829
data arrival time                                                                                                                                                    5.829

clock parallel_scheme.block7.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2353.C[0] (FDCE_ZINI)                                                                                                                1.683     1.683
clock uncertainty                                                                                                                                          0.000     1.683
cell setup time                                                                                                                                            0.046     1.729
data required time                                                                                                                                                   1.729
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.729
data arrival time                                                                                                                                                   -5.829
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.099


#Path 93
Startpoint: $auto$ff.cc:266:slice$3003.Q[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3021.D[0] (FDCE_ZINI clocked by parallel_scheme.block4.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3003.C[0] (FDCE_ZINI)                                                                                                                1.506     1.506
$auto$ff.cc:266:slice$3003.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     1.809
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.300     3.109
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.637
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.637
$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.637
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.637
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.751
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.751
$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.751
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.751
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.865
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.865
$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.865
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.865
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     3.979
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.979
$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.979
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.979
$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.292
$auto$ff.cc:266:slice$3021.D[0] (FDCE_ZINI)                                                                                                                1.294     5.586
data arrival time                                                                                                                                                    5.586

clock parallel_scheme.block4.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3021.C[0] (FDCE_ZINI)                                                                                                                1.452     1.452
clock uncertainty                                                                                                                                          0.000     1.452
cell setup time                                                                                                                                            0.046     1.498
data required time                                                                                                                                                   1.498
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.498
data arrival time                                                                                                                                                   -5.586
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.088


#Path 94
Startpoint: $auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3898.D[0] (FDCE_ZINI clocked by parallel_scheme.block0.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3882.C[0] (FDCE_ZINI)                                                                                                                1.815     1.815
$auto$ff.cc:266:slice$3882.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.118
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.260     3.379
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.907
$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.907
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.021
$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.021
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.135
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.135
$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.135
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.135
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.249
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.249
$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.249
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.249
$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.583
$auto$ff.cc:266:slice$3898.D[0] (FDCE_ZINI)                                                                                                                1.180     5.762
data arrival time                                                                                                                                                    5.762

clock parallel_scheme.block0.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3898.C[0] (FDCE_ZINI)                                                                                                                1.632     1.632
clock uncertainty                                                                                                                                          0.000     1.632
cell setup time                                                                                                                                            0.046     1.678
data required time                                                                                                                                                   1.678
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.678
data arrival time                                                                                                                                                   -5.762
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.085


#Path 95
Startpoint: $auto$ff.cc:266:slice$3240.Q[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3258.D[0] (FDCE_ZINI clocked by parallel_scheme.block3.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3240.C[0] (FDCE_ZINI)                                                                                                                2.159     2.159
$auto$ff.cc:266:slice$3240.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.462
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.744
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.272
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.272
$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.272
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.272
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.386
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.386
$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.386
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.386
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.500
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.500
$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.500
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.500
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.614
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.614
$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.614
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.614
$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     4.927
$auto$ff.cc:266:slice$3258.D[0] (FDCE_ZINI)                                                                                                                1.311     6.238
data arrival time                                                                                                                                                    6.238

clock parallel_scheme.block3.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3258.C[0] (FDCE_ZINI)                                                                                                                2.107     2.107
clock uncertainty                                                                                                                                          0.000     2.107
cell setup time                                                                                                                                            0.046     2.153
data required time                                                                                                                                                   2.153
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.153
data arrival time                                                                                                                                                   -6.238
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.085


#Path 96
Startpoint: $auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3453.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3434.C[0] (FDCE_ZINI)                                                                                                                2.747     2.747
$auto$ff.cc:266:slice$3434.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     3.087
$auto$alumacc.cc:485:replace_alu$1814.X[0].in[0] (.names)                                                                                                  0.994     4.081
$auto$alumacc.cc:485:replace_alu$1814.X[0].out[0] (.names)                                                                                                 0.152     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     4.233
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.741
$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.741
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.855
$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.855
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.969
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.969
$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.969
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.969
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     5.083
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     5.083
$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     5.083
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     5.083
$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     5.396
$auto$ff.cc:266:slice$3453.D[0] (FDCE_ZINI)                                                                                                                1.294     6.690
data arrival time                                                                                                                                                    6.690

clock parallel_scheme.block2.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3453.C[0] (FDCE_ZINI)                                                                                                                2.563     2.563
clock uncertainty                                                                                                                                          0.000     2.563
cell setup time                                                                                                                                            0.046     2.609
data required time                                                                                                                                                   2.609
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   2.609
data arrival time                                                                                                                                                   -6.690
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.081


#Path 97
Startpoint: $auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$3472.D[0] (FDCE_ZINI clocked by parallel_scheme.block2.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3456.C[0] (FDCE_ZINI)                                                                                                                1.868     1.868
$auto$ff.cc:266:slice$3456.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.171
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.453
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.981
$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.981
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.095
$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.095
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.209
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.209
$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.209
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.209
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.323
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.323
$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.323
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.323
$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O1[0] (CARRY4_VPR)                                                                   0.334     4.657
$auto$ff.cc:266:slice$3472.D[0] (FDCE_ZINI)                                                                                                                1.245     5.902
data arrival time                                                                                                                                                    5.902

clock parallel_scheme.block2.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3472.C[0] (FDCE_ZINI)                                                                                                                1.792     1.792
clock uncertainty                                                                                                                                          0.000     1.792
cell setup time                                                                                                                                            0.046     1.838
data required time                                                                                                                                                   1.838
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.838
data arrival time                                                                                                                                                   -5.902
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.064


#Path 98
Startpoint: $auto$ff.cc:266:slice$2358.Q[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2375.D[0] (FDCE_ZINI clocked by parallel_scheme.block7.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2358.C[0] (FDCE_ZINI)                                                                                                                1.969     1.969
$auto$ff.cc:266:slice$2358.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.303     2.272
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.S1[0] (CARRY4_VPR)                                                                   1.282     3.555
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.528     4.083
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.083
$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.083
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.083
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.197
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.197
$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.197
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.197
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.311
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.311
$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.311
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.311
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.425
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.425
$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.425
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.425
$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O2[0] (CARRY4_VPR)                                                                   0.239     4.664
$auto$ff.cc:266:slice$2375.D[0] (FDCE_ZINI)                                                                                                                1.352     6.015
data arrival time                                                                                                                                                    6.015

clock parallel_scheme.block7.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2375.C[0] (FDCE_ZINI)                                                                                                                1.917     1.917
clock uncertainty                                                                                                                                          0.000     1.917
cell setup time                                                                                                                                            0.046     1.963
data required time                                                                                                                                                   1.963
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.963
data arrival time                                                                                                                                                   -6.015
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.053


#Path 99
Startpoint: $auto$ff.cc:266:slice$2811.Q[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Endpoint  : $auto$ff.cc:266:slice$2818.D[0] (FDCE_ZINI clocked by parallel_scheme.block5.second_mux_out)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2811.C[0] (FDCE_ZINI)                                                                                                                1.147     1.147
$auto$ff.cc:266:slice$2811.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     1.487
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   1.138     2.625
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     3.133
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     3.133
$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     3.133
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     3.133
$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O3[0] (CARRY4_VPR)                                                                   0.313     3.446
$auto$ff.cc:266:slice$2818.D[0] (FDCE_ZINI)                                                                                                                1.643     5.089
data arrival time                                                                                                                                                    5.089

clock parallel_scheme.block5.second_mux_out (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$2818.C[0] (FDCE_ZINI)                                                                                                                0.993     0.993
clock uncertainty                                                                                                                                          0.000     0.993
cell setup time                                                                                                                                            0.045     1.038
data required time                                                                                                                                                   1.038
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.038
data arrival time                                                                                                                                                   -5.089
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.052


#Path 100
Startpoint: $auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Endpoint  : $auto$ff.cc:266:slice$3658.D[0] (FDCE_ZINI clocked by parallel_scheme.block1.pmc1.clk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3650.C[0] (FDCE_ZINI)                                                                                                                2.120     2.120
$auto$ff.cc:266:slice$3650.Q[0] (FDCE_ZINI) [clock-to-output]                                                                                              0.340     2.460
$auto$alumacc.cc:485:replace_alu$1808.X[0].in[0] (.names)                                                                                                  0.994     3.454
$auto$alumacc.cc:485:replace_alu$1808.X[0].out[0] (.names)                                                                                                 0.152     3.606
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.S0[0] (CARRY4_VPR)                                                                   0.000     3.606
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.508     4.114
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.114
$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.114
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.114
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3[0] (CARRY4_VPR)                                                                  0.114     4.228
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.CIN[0] (CARRY_COUT_PLUG)                        0.000     4.228
$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug.COUT[0] (CARRY_COUT_PLUG)                       0.000     4.228
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CIN[0] (CARRY4_VPR)                                                                  0.000     4.228
$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O0[0] (CARRY4_VPR)                                                                   0.222     4.450
$auto$ff.cc:266:slice$3658.D[0] (FDCE_ZINI)                                                                                                                1.584     6.035
data arrival time                                                                                                                                                    6.035

clock parallel_scheme.block1.pmc1.clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
$abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0.O[0] (MUXF6)                                                                                    0.000     0.000
$auto$ff.cc:266:slice$3658.C[0] (FDCE_ZINI)                                                                                                                1.940     1.940
clock uncertainty                                                                                                                                          0.000     1.940
cell setup time                                                                                                                                            0.045     1.985
data required time                                                                                                                                                   1.985
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   1.985
data arrival time                                                                                                                                                   -6.035
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                    -4.050


#End of timing report
