=====
SETUP
992.424
9.510
1001.934
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q
2.026
2.409
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F
4.825
5.087
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F
5.600
6.121
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O
6.121
6.257
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O
6.257
6.344
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O
7.556
7.809
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM
8.507
9.064
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM
9.064
9.114
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM
9.114
9.164
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM
9.164
9.214
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM
9.214
9.510
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q
9.510
=====
SETUP
992.514
9.410
1001.924
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q
2.026
2.409
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F
4.825
5.087
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F
5.600
6.121
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O
6.121
6.257
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O
6.257
6.344
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O
7.556
7.809
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM
8.507
9.064
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM
9.064
9.114
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM
9.114
9.410
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q
9.410
=====
SETUP
992.526
9.407
1001.934
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q
2.026
2.409
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F
4.825
5.087
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F
5.600
6.121
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O
6.121
6.257
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O
6.257
6.344
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O
7.556
7.809
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM
8.507
9.064
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM
9.064
9.114
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM
9.114
9.164
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM
9.164
9.407
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q
9.407
=====
SETUP
992.617
9.307
1001.924
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q
2.026
2.409
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F
4.825
5.087
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F
5.600
6.121
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O
6.121
6.257
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O
6.257
6.344
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O
7.556
7.809
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM
8.507
9.064
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM
9.064
9.307
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q
9.307
=====
SETUP
992.686
9.239
1001.924
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q
2.026
2.409
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F
4.825
5.087
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F
5.600
6.121
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O
6.121
6.257
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O
6.257
6.344
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O
7.556
7.809
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM
8.507
9.239
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q
9.239
=====
SETUP
992.839
9.136
1001.975
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1
6.706
7.232
u_fir.shift_reg_U.ram[3][3]_DFFE_Q_D_LUT3_F
8.619
9.136
u_fir.shift_reg_U.ram[3][3]_DFFE_Q
9.136
=====
SETUP
993.108
8.619
1001.727
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1
6.706
7.232
u_fir.shift_reg_U.ram[3][3]_DFFE_Q
8.619
=====
SETUP
993.128
8.818
1001.946
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3
6.706
7.232
u_fir.shift_reg_U.ram[1][0]_DFFE_Q_D_LUT3_F
8.302
8.818
u_fir.shift_reg_U.ram[1][0]_DFFE_Q
8.818
=====
SETUP
993.130
8.568
1001.698
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0
5.609
6.107
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1
6.272
6.562
u_fir.ap_CS_fsm_state2_LUT4_I0
6.724
7.246
u_fir.shift_reg_U.ram[0][1]_DFFE_Q
8.568
=====
SETUP
993.130
8.568
1001.698
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0
5.609
6.107
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1
6.272
6.562
u_fir.ap_CS_fsm_state2_LUT4_I0
6.724
7.246
u_fir.shift_reg_U.ram[0][0]_DFFE_Q
8.568
=====
SETUP
993.195
8.516
1001.711
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0
5.609
6.107
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1
6.272
6.562
u_fir.ap_CS_fsm_state2_LUT4_I0
6.724
7.246
u_fir.shift_reg_U.ram[0][6]_DFFE_Q
8.516
=====
SETUP
993.201
8.753
1001.954
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1
6.706
7.232
u_fir.shift_reg_U.ram[3][2]_DFFE_Q_D_LUT3_F
8.237
8.753
u_fir.shift_reg_U.ram[3][2]_DFFE_Q
8.753
=====
SETUP
993.248
8.676
1001.924
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q
2.003
2.370
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3_LUT2_F
4.549
5.046
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F
5.222
5.485
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O
6.596
6.849
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O
6.849
6.935
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM
7.824
8.380
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM
8.380
8.676
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q
8.676
=====
SETUP
993.251
8.674
1001.924
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q
2.003
2.370
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3_LUT2_F
4.549
5.046
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F
5.222
5.485
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O
6.596
6.849
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O
6.849
6.935
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM
7.824
8.380
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM
8.380
8.430
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM
8.430
8.674
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q
8.674
=====
SETUP
993.320
8.626
1001.946
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3
6.706
7.232
u_fir.shift_reg_U.ram[1][1]_DFFE_Q_D_LUT3_F
8.164
8.626
u_fir.shift_reg_U.ram[1][1]_DFFE_Q
8.626
=====
SETUP
993.328
8.391
1001.718
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0
5.609
6.107
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0
6.272
6.687
u_fir.shift_reg_U.ram[4][3]_DFFE_Q
8.391
=====
SETUP
993.362
8.339
1001.701
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1
6.706
7.232
u_fir.shift_reg_U.ram[3][6]_DFFE_Q
8.339
=====
SETUP
993.397
8.302
1001.698
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3
6.706
7.232
u_fir.shift_reg_U.ram[1][1]_DFFE_Q
8.302
=====
SETUP
993.397
8.302
1001.698
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3
6.706
7.232
u_fir.shift_reg_U.ram[1][0]_DFFE_Q
8.302
=====
SETUP
993.443
8.481
1001.924
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q
2.026
2.409
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_LUT4_F
4.717
4.980
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F
5.125
5.586
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O
5.586
5.722
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F
6.252
6.779
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O
6.779
6.915
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O
6.915
7.001
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM
7.681
8.237
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM
8.237
8.481
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q
8.481
=====
SETUP
993.446
8.519
1001.966
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0
5.609
6.107
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0
6.272
6.654
u_fir.shift_reg_U.ram[4][3]_DFFE_Q_D_LUT3_F
8.257
8.519
u_fir.shift_reg_U.ram[4][3]_DFFE_Q
8.519
=====
SETUP
993.462
8.493
1001.955
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1
6.706
7.232
u_fir.shift_reg_U.ram[3][1]_DFFE_Q_D_LUT3_F
8.032
8.493
u_fir.shift_reg_U.ram[3][1]_DFFE_Q
8.493
=====
SETUP
993.469
8.237
1001.706
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1
6.706
7.232
u_fir.shift_reg_U.ram[3][2]_DFFE_Q
8.237
=====
SETUP
993.476
8.232
1001.708
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q
2.022
2.404
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1
2.599
3.014
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1
3.849
4.139
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1
5.609
6.136
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1
6.706
7.232
u_fir.shift_reg_U.ram[3][1]_DFFE_Q
8.232
=====
SETUP
993.503
8.412
1001.915
u_fir.ap_clk_IBUF_O
0.000
0.683
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q
2.026
2.409
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_LUT4_F
4.717
4.980
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F
5.125
5.586
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O
5.586
5.722
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F
6.252
6.779
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O
6.779
6.915
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O
6.915
7.001
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM
7.681
8.412
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q
8.412
=====
HOLD
0.278
1.474
1.196
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q
1.171
1.312
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q_D_LUT2_F
1.321
1.474
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q
1.474
=====
HOLD
0.281
1.487
1.206
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.ap_CS_fsm_state4_DFFR_Q
1.181
1.322
u_fir.ap_CS_fsm_state4_DFFR_Q_D_LUT4_F
1.334
1.487
u_fir.ap_CS_fsm_state4_DFFR_Q
1.487
=====
HOLD
0.286
1.408
1.122
clk_emu_IBUF_I
0.000
0.675
ap_rst_DFFE_Q
1.177
1.321
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q
1.408
=====
HOLD
0.296
1.535
1.240
clk_emu_IBUF_I
0.000
0.675
x[1]_DFFE_Q
1.175
1.316
u_fir.x_read_reg_72[1]_DFFE_Q
1.535
=====
HOLD
0.304
1.535
1.231
clk_emu_IBUF_I
0.000
0.675
x[7]_DFFE_Q
1.175
1.316
u_fir.x_read_reg_72[7]_DFFE_Q
1.535
=====
HOLD
0.304
1.541
1.237
clk_emu_IBUF_I
0.000
0.675
x[6]_DFFE_Q
1.181
1.322
u_fir.x_read_reg_72[6]_DFFE_Q
1.541
=====
HOLD
0.306
1.422
1.116
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q
1.185
1.329
u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q
1.422
=====
HOLD
0.330
1.533
1.202
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q
1.146
1.290
vectOut[1][4]_DFFE_Q
1.532
=====
HOLD
0.331
1.558
1.228
clk_emu_IBUF_I
0.000
0.675
x[0]_DFFE_Q
1.175
1.319
u_fir.x_read_reg_72[0]_DFFE_Q
1.558
=====
HOLD
0.335
1.531
1.196
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3]_DFFE_Q
1.171
1.312
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3]_DFF_Q
1.531
=====
HOLD
0.335
1.535
1.200
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.shift_reg_U.q0[1]_DFFE_Q
1.175
1.316
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_DFF_Q
1.535
=====
HOLD
0.335
1.533
1.198
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.shift_reg_U.q0[0]_DFFE_Q
1.173
1.314
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0]_DFF_Q
1.533
=====
HOLD
0.335
1.537
1.202
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q
1.177
1.318
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg_DFF_Q
1.537
=====
HOLD
0.335
1.570
1.235
u_fir.ap_clk_IBUF_O
0.000
0.675
ap_done_DFFR_Q
1.181
1.325
vectOut[2][0]_DFFE_Q
1.570
=====
HOLD
0.339
1.571
1.232
clk_emu_IBUF_I
0.000
0.675
x[4]_DFFE_Q
1.188
1.332
u_fir.x_read_reg_72[4]_DFFE_Q
1.571
=====
HOLD
0.339
1.571
1.232
clk_emu_IBUF_I
0.000
0.675
x[3]_DFFE_Q
1.188
1.332
u_fir.x_read_reg_72[3]_DFFE_Q
1.571
=====
HOLD
0.339
1.564
1.225
clk_emu_IBUF_I
0.000
0.675
x[5]_DFFE_Q
1.181
1.325
u_fir.x_read_reg_72[5]_DFFE_Q
1.564
=====
HOLD
0.339
1.567
1.228
clk_emu_IBUF_I
0.000
0.675
x[2]_DFFE_Q
1.184
1.328
u_fir.x_read_reg_72[2]_DFFE_Q
1.567
=====
HOLD
0.340
1.573
1.232
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q
1.187
1.331
vectOut[0][7]_DFFE_Q
1.573
=====
HOLD
0.340
1.569
1.228
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q
1.183
1.326
vectOut[1][6]_DFFE_Q
1.568
=====
HOLD
0.342
1.569
1.226
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q
1.183
1.326
vectOut[1][7]_DFFE_Q
1.568
=====
HOLD
0.357
1.551
1.194
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3_DFFR_Q
1.181
1.325
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4_DFFR_Q
1.551
=====
HOLD
0.370
1.577
1.207
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.x_read_reg_72[3]_DFFE_Q
1.184
1.328
u_fir.shift_reg_U.ram[0][3]_DFFE_Q_D_LUT3_F
1.424
1.577
u_fir.shift_reg_U.ram[0][3]_DFFE_Q
1.577
=====
HOLD
0.370
1.560
1.190
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q
1.177
1.321
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2]_DFF_Q
1.560
=====
HOLD
0.370
1.566
1.196
u_fir.ap_clk_IBUF_O
0.000
0.675
u_fir.shift_reg_U.q0[6]_DFFE_Q
1.183
1.327
u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6]_DFF_Q
1.566
