$date
	Mon Jul 11 09:55:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dflipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#10
0!
1#
0$
1"
#20
0"
#30
1!
1"
#40
0"
#50
0#
1"
#60
1#
0"
#70
1"
#80
0"
#90
1"
#100
0"
