<!DOCTYPE html>
<html lang="de">
	
	
	<HEAD>
		<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1">
		
		<TITLE>Das DRAM Glossar</TITLE>
		<STYLE TYPE="text/css">
			<!--
			A:LINK, A:VISITED
			{
				color: #0000FF;
			}
			BODY
			{
				background-color: #FFFFFF;
				color: #000000;
				font-family: Arial;
			}
			-->
		</STYLE>
	<link href="../css/bootstrap.min.css" rel="stylesheet">
<link href="../css/style.css" rel="stylesheet">
</HEAD>


	<body>
<div class="container">

<A HREF="DRAM_TYPEN_3.html">Previous</A>
<A HREF="DRAM_GLOSSAR_2.html">Next</A>
<A HREF="Main.html">TOC</A>
<BR><BR>
<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Asynchronous - Operating mode in which a memory device responds to <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>input signals whenever they occur. As opposed to synchronous opera-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>tion in which the input signals must be present at specified times<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>in the device's clock cycle.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Auto precharge - A Synchronous DRAM feature that allows the memory<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>chip's circuitry to close a page automatically at the end of a burst.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Auto refresh - Commonly referred to as CAS\ before RAS\ refresh or <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>CE before RE refresh. An internal address counter increments the row<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>address each time the memory controller initiates a CAS\ before RAS\<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>refresh cycle.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Burst EDO DRAM - An EDO DRAM with some burst features such as a four<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>bit burst length that can be delivered in sequential or interleave <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>fashion.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Block write - A VRAM feature that allows the user to write 8 columns<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>per page cycle. Columns may be masked to permit partial writes.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Buffering - Adding logic, particularly drivers, to a SIMM or DIMM to<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>increase the output current. Buffering is used to overcome signal <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>attenuation due to capacitive loading.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Burst - Multiple bits of data from a single device accessed in rapid<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>succession. Burst lengths vary by product and user application.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Burst rate - The rate at which data in a burst can be accessed. <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>The burst rate is usually shown as the number of clock cycles requi-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>red for each bit of data in a burst. For example, the burst rate for<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>a 4-bit burst on an SRAM operating at microprocessor speed would be <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>shown as 2/1/1/1 or two cycles for the first bit, and one additional<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>cycle for each subsequent bit.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Byte-write - A memory operation in which one or more bytes on a data<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>bus are masked during a store operation so that only particular bytes<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>are accessed and written to. Byte write may be used in SRAM and DRAM <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>applications.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Cache -<TT>&nbsp;&nbsp;</TT>A small amount of memory (usually SRAM) used to temporarily<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>store data. Properly designed, a cache improves system performance by<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>reducing the need to access the system's main memory for every trans-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>action.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>CAS (Column Address Select) - A control pin on a DRAM used to latch<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>and activate a column address. The column selected on a DRAM is deter-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>mined by the data present at the address pins when CAS becomes active.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>Check bits - Extra data bits provided by a DRAM module to support ECC<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>function. For a 4-byte bus, 7 or 8 check bits are needed to implement<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>ECC, resulting in a total bus width of 39 or 40 bits. On an 8-byte bus,<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>8 additional bits are required, resulting in a bus width of 72 bits.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>DRAM DIMM - Dual Inline Memory Module. DIMMs are small memory cards<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>with data buses of 64, 72, or 80 bits. Unlike SIMMs, DIMMS have func-<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>tionally unique contacts on the front and back of the card. Designed <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>to meet JEDEC standards, DIMMs come with a variety of sizes, speeds, <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>and features.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>ECC (Error Correction Code9 - ECC is logic designed to correct memory<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>errors. The number of errors that can be corrected depends upon the<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>algorithms used, and the number of error correction bits (non-data <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>bits) present. This logic may be included on a SIMM, or it may be <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>found on one of the computer's circuit boards.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>ECC on SIMM - SIMMs, featuring on-board ECC logic, designed to be<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>plug compatible with parity based SIMMs. The ECC logic corrects single <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>errors in each byte of SIMM data.<BR>
 <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>EDO (Extended Data Out) - A DRAM performance feature that permits <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>multiple bits of data in a single row to be accessed quickly. EDO<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>involves selecting multiple column addresses in rapid succession <BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>once the row address has been selected. Once the first column address<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>has been selected and CAS becomes active, the data output drivers are<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>activated. The data output drivers remain active for each successive<BR>
<TT>&nbsp;&nbsp;&nbsp;</TT>CAS strobe, until RAS goes high.<BR>
<BR>
<TT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</TT><A HREF="DRAM_GLOSSAR_2.html">weiterblättern</A><BR>
<TT>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</TT>Kapitel Das DRAM Glossar, Seite 1<BR>
	</div>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"></script>
<script src="../js/bootstrap.min.js"></script>
</body>
</HTML>
