csi-ncsim - CSI: Command line:
ncsim
    -f /users/student/topic/zscaxd5651/VLSI_system/HW1/INCA_libs/irun.lnx86.14.10.nc/ic56.cs.nthu.edu.tw_7232/ncsim.args
        +access+r
        -MESSAGES
        +EMGRLOG ncverilog.log
        -XLSTIME 1550754147
        -XLKEEP
        -XLMODE ./INCA_libs/irun.lnx86.14.10.nc
        -RUNMODE
        -CDSLIB ./INCA_libs/irun.lnx86.14.10.nc/cds.lib
        -HDLVAR ./INCA_libs/irun.lnx86.14.10.nc/hdl.var
        -XLNAME ncverilog
        -XLVERSION TOOL:	ncverilog	14.10-s005
        -XLNAME ./INCA_libs/irun.lnx86.14.10.nc/ic56.cs.nthu.edu.tw_7232
    -CHECK_VERSION TOOL:	ncverilog	14.10-s005
    -LOG_FD 4
    -LOG_FD_NAME ncverilog.log
    -cmdnopsim
    -runlock /users/student/topic/zscaxd5651/VLSI_system/HW1/INCA_libs/irun.lnx86.14.10.nc/.nclib.lock
    -runscratch /users/student/topic/zscaxd5651/VLSI_system/HW1/INCA_libs/irun.lnx86.14.10.nc/ic56.cs.nthu.edu.tw_7232

csi-ncsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 3873680 NS + 2
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncsim	14.10-s005
  HOSTNAME: ic56.cs.nthu.edu.tw
  OPERATING SYSTEM: Linux 2.6.32-696.1.1.el6.x86_64 #1 SMP Tue Apr 11 17:13:24 UTC 2017 x86_64
  MESSAGE: sv_seghandler - trapno -1 addr(0xe34)
-----------------------------------------------------------------

csi-ncsim - CSI: Cadence Support Investigation, recording details
Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.stimulus:v (SSS)
User Code in function: <unavailable> offset 951949 in /usr/cad/synopsys/verdi/cur/share/PLI/IUS/LINUX/libsscore_ius141.so
User Code in function: __kernel_rt_sigreturn offset 0
Simulator Snap Shot: stream cod (SSS_COD_STREAM) in snapshot worklib.stimulus:v (SSS)
User Code in function: __kernel_sigreturn offset 0
External Code in function: StrapRead offset 331 in /usr/cad/cadence/INCISIV/cur/tools/lib/libStrapNC.so
External Code in function: Strap_IncaReadStdin offset 44 in /usr/cad/cadence/INCISIV/cur/tools/lib/libStrapNC.so
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.stimulus:v (VST)
	File: /users/student/topic/zscaxd5651/VLSI_system/HW1/hw01_t.v, line 1, position 14
	Scope: stimulus
	Decompile: stimulus#(cyc,delay)
	Source  : module stimulus;
	Position:               ^
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in module worklib.stimulus:v (VST)
	File: /users/student/topic/zscaxd5651/VLSI_system/HW1/hw01_t.v, line 25, position 16
	Scope: stimulus
	Decompile: $fsdbDumpvars
	Source  :     $fsdbDumpvars;
	Position:                 ^
Internal Code in function: ncmain offset 43
User Code in function: main offset 27
User Code in function: __libc_start_main offset 230
csi-ncsim - CSI: investigation complete took 0.018 secs, send this file to Cadence Support
