//Revision 449
//NOTE
// Default austriamicrosystems template for spectre
//END_NOTE

config LC_VCO_CORE_tb;
design wk_ADPLL.LC_VCO_CORE_tb:schematic;
liblist myLib;

viewlist spectre, cmos_sch, schematic, veriloga, ahdl;
stoplist spectre;


cell wk_USB.CTLE binding :schematic;

cell wk_SAR.COMP_DYN binding :veriloga;
cell wk_SAR.SAR_LOGIC binding :veriloga;
cell wk_SAR.TnH binding :schematic;
cell wk_SAR.SAR_DAC binding :veriloga;
cell wk_SAR.SAR_CORE binding :schematic_ideal;
cell wk_SAR.COMP_PRE_AMP binding :veriloga;
cell wk_SAR.SAR_LOGIC_asynch binding :veriloga;

cell wk_DAC.CS_dff_tspc binding :veriloga;
cell wk_DAC.CS_source binding :schematic;
cell wk_DAC.CS_cell binding :schematic;
cell wk_DAC.CS_cell_unit binding :schematic;
cell wk_DAC.CS_driver binding :schematic_ideal;

cell wk_ADPLL.DCO_CORE binding :schematic;
cell wk_ADPLL.LC_VCO_CORE binding :schematic_egcaps;


endconfig
