// -----------------------------------------------------------------------------
//  The confidential and proprietary information contained in this file may
//  only be used by a person authorised under and to the extent permitted
//  by a subsisting licensing agreement from ARM Limited.
//
//                (C) COPYRIGHT 2008-2012 ARM Limited
//                    ALL RIGHTS RESERVED
//
//  This entire notice must be reproduced on all copies of this file
//  and copies of this file may only be made by a person if such person is
//  permitted to do so under the terms of a subsisting license agreement
//  from ARM Limited.
//
//  SVN Information
//
//  Revision            : $Revision: 220755 $
//  Release information : Cortex-M0+ AT590-r0p1-00rel0
//
// -----------------------------------------------------------------------------
//  Purpose : CORTEX-M0+ IK testbench RTL verilog command file.
//            For use with RunIK script
// -----------------------------------------------------------------------------

// Set the following defines to your requirements:

// Uncomment if using power aware simulations UPF or CPF
//+define+ARM_SRPG_ON

// Uncomment if using CPF enabled power simulations
// Note that the tools don't drive the SYSPWRDOWNACK and
// DBGPWRDOWNACK signals. Hence SYSPWRDOWN and DBGPWRDOWN
// from the PMU are looped back. If such a loop back is not
// required for your tool, comment out this `define
//+define+ARM_CPF_PWRDOWNACK

// Uncomment if using UPF enabled power simulations using VCS
// The tool seems to isolate the tied-off signals in a powered
// down domain to the wrong polarity. The tie-off is rewritten
// so that tool behaves correctly. If this is not required for
// your tool version, comment out this `define
//+define+ARM_UPF_MVTOOLS_VCS

// TARMAC trace
+define+ARM_CM0PIK_TARMAC

// ============= Verilog library extensions ===========
+libext+.v+.vlib+.vh

// ============= Include file search path =============
+incdir+verilog/models/cells/generic/.
+incdir+verilog/models/wrappers/.
+incdir+verilog/cortexm0plus/verilog/.
+incdir+verilog/cm0p_dap/verilog/.
// Include the following line if CoreSight MTB-M0+ is present
+incdir+verilog/cm0p_mtb/verilog/.
+incdir+verilog/cm0p_integration/verilog/.
+incdir+../../logical/cm0p_ik_mcu/verilog/.

// ============= Module search path =============
-v verilog/models/cells/generic/cm0p_acg.v
-v verilog/models/cells/generic/cm0p_dap_cdc_capt_sync.v
-v verilog/models/cells/generic/cm0p_dap_cdc_comb_and.v
-v verilog/models/cells/generic/cm0p_dap_cdc_comb_and_addr.v
-v verilog/models/cells/generic/cm0p_dap_cdc_comb_and_data.v
-v verilog/models/cells/generic/cm0p_dap_cdc_send.v
-v verilog/models/cells/generic/cm0p_dap_cdc_send_addr.v
-v verilog/models/cells/generic/cm0p_dap_cdc_send_data.v
-v verilog/models/cells/generic/cm0p_dap_cdc_send_reset.v
-v verilog/models/cells/generic/cm0p_dap_jt_cdc_comb_and.v
-v verilog/models/cells/generic/cm0p_dap_sw_cdc_capt_reset.v
-v verilog/models/cells/generic/cm0p_dap_sw_cdc_capt_sync.v
-v verilog/models/cells/generic/cm0p_dbg_reset_sync.v
-v verilog/models/cells/generic/cm0p_pmu_cdc_send_reset.v
-v verilog/models/cells/generic/cm0p_pmu_cdc_send_set.v
-v verilog/models/cells/generic/cm0p_pmu_sync_reset.v
-v verilog/models/cells/generic/cm0p_pmu_sync_set.v
-v verilog/models/cells/generic/cm0p_pmu_acg.v
-v verilog/models/cells/generic/cm0p_rst_send_set.v
-v verilog/models/cells/generic/cm0p_rst_sync.v

-v verilog/cortexm0plus/verilog/cm0p_core.v
-v verilog/cortexm0plus/verilog/cm0p_dbg_bpu.v
-v verilog/cortexm0plus/verilog/cm0p_dbg_ctl.v
-v verilog/cortexm0plus/verilog/cm0p_dbg_dwt.v
-v verilog/cortexm0plus/verilog/cm0p_dbg_if.v
-v verilog/cortexm0plus/verilog/cm0p_dbg_sel.v
-v verilog/cortexm0plus/verilog/cm0p_matrix.v
-v verilog/cortexm0plus/verilog/cm0p_matrix_sel.v
-v verilog/cortexm0plus/verilog/cm0p_mpu.v
-v verilog/cortexm0plus/verilog/cm0p_nvic.v
-v verilog/cortexm0plus/verilog/cm0p_top.v
-v verilog/cortexm0plus/verilog/cm0p_top_clk.v
-v verilog/cortexm0plus/verilog/cm0p_top_dbg.v
-v verilog/cortexm0plus/verilog/cm0p_top_sys.v
-v verilog/cortexm0plus/verilog/CORTEXM0PLUS.v

-v verilog/models/wrappers/CORTEXM0PLUSIMP.v

-v verilog/cm0p_dap/verilog/cm0p_dap_ap.v
-v verilog/cm0p_dap/verilog/cm0p_dap_ap_cdc.v
-v verilog/cm0p_dap/verilog/cm0p_dap_ap_mast.v
-v verilog/cm0p_dap/verilog/cm0p_dap_dp.v
-v verilog/cm0p_dap/verilog/cm0p_dap_dp_cdc.v
-v verilog/cm0p_dap/verilog/cm0p_dap_dp_jtag.v
-v verilog/cm0p_dap/verilog/cm0p_dap_dp_pwr.v
-v verilog/cm0p_dap/verilog/cm0p_dap_dp_sw.v
-v verilog/cm0p_dap/verilog/cm0p_dap_top.v
-v verilog/cm0p_dap/verilog/CM0PDAP.v

// -----------------------------------------------------------------------------
// Include the following lines if CoreSight MTB-M0+ is present
-v verilog/cm0p_mtb/verilog/cm0p_mtb_sram_bridge.v
-v verilog/cm0p_mtb/verilog/cm0p_mtb_top.v
-v verilog/cm0p_mtb/verilog/cm0p_mtb_trace.v
-v verilog/cm0p_mtb/verilog/CM0PMTB.v
// -----------------------------------------------------------------------------

-v verilog/cm0p_integration/verilog/cm0p_wic.v
-v verilog/cm0p_integration/verilog/CM0PINTEGRATION.v
-v verilog/cm0p_integration/verilog/CM0PMTBINTEGRATION.v

-v verilog/cm0p_integration/verilog/cm0p_ahb_cs_rom_table.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_ahb_def_slv.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_ahb_gpio.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_ahb_interconnect.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_ahb_rom_bridge.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_ahb_sram_bridge.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_clk_gen.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_iop_gpio.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_iop_interconnect.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_misc.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_misc_delay.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_pmu.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_rom.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_rst_ctl.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_sram.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_stclken_gen.v
-v ../../logical/cm0p_ik_mcu/verilog/cm0p_ik_sys.v
-v ../../logical/cm0p_ik_mcu/verilog/CM0PIKMCU.v
