CAPI=2:

name: ::bsg_cache_to_test_dram_rx_reorder:0-r1
description: bsg_cache_to_test_dram_rx_reorder

filesets:
  rtl:
    files:
      - bsg_misc/bsg_defines.v: {is_include_file : true}
      - bsg_cache/bsg_cache_to_test_dram_rx_reorder.v
    file_type: systemVerilogSource
    depend:
      - bsg_parallel_in_serial_out
      - bsg_counter_clear_up

targets:
  default:
    filesets: [rtl]

  lint:
    default_tool: verilator
    filesets: [rtl]
    tools:
      verilator: 
        mode: lint-only
        verilator_options: [-Wwarn-lint -Wwarn-style]
        verilator_options: [-Wno-WIDTH -Wno-PINMISSING]
    toplevel: bsg_cache_to_test_dram_rx_reorder
    parameters: 
      - data_width_p=2
      - dma_data_width_p=2
      - block_size_in_words_p=2
      - dram_data_width_p=2
      - dram_channel_addr_width_p=2

parameters:
  data_width_p:
    datatype : int
    default  : -1
    paramtype: vlogparam
  dma_data_width_p:
    datatype : int
    default  : -1
    paramtype: vlogparam
  block_size_in_words_p:
    datatype : int
    default  : -1
    paramtype: vlogparam
  dram_data_width_p:
    datatype : int
    default  : -1
    paramtype: vlogparam
  dram_channel_addr_width_p:
    datatype : int
    default  : -1
    paramtype: vlogparam

provider :
  name : github
  user : bespoke-silicon-group
  repo : basejump_stl