// Seed: 789007553
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  logic id_3;
  initial if (1) id_1[1] <= 1'b0;
endmodule
