

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/lrr/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
0a37da3ad6873a903dc8df34001cb7ef  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Parsing file _cuobjdump_complete_output_bzRzdx
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x407500, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42803_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42933_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43466_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43608_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_r2imVy"
Running: cat _ptx_r2imVy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mWH6nC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mWH6nC --output-file  /dev/null 2> _ptx_r2imVyinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_r2imVy _ptx2_mWH6nC _ptx_r2imVyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x407470, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x4073e0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x407350, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x4072c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x407230, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x40718e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x4070a2, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635380; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635680; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635684; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635688; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63568c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635690; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635694; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635698; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6356a0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x4072c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 76800 (ipc=153.6) sim_rate=25600 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:38:36 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(5,4,0) tid=(7,3,1)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 199680 (ipc=133.1) sim_rate=49920 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:38:37 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,5,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 353280 (ipc=100.9) sim_rate=70656 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:38:38 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,3,0) tid=(7,3,1)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(14,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 690752 (ipc=138.2) sim_rate=115125 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:38:39 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(11,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,1,0) tid=(7,3,1)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,0,0) tid=(7,3,1)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1145504 (ipc=176.2) sim_rate=163643 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:38:40 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,2,0) tid=(7,3,1)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(11,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(8,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1584128 (ipc=198.0) sim_rate=198016 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:38:41 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9235,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9236,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9248,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9249,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9272,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9273,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9277,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9278,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9283,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9283,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9284,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9284,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9289,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9290,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9290,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9291,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (9295,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(9296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9301,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9302,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (9304,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(9305,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (9310,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(9311,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9313,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9314,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9319,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9320,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9320,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9321,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (9324,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(9325,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9325,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9325,0), 6 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9326,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9327,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9331,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9331,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9332,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9332,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9337,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (9337,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9337,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9338,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(9338,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9338,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9344,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9344,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9345,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9345,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9349,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9349,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9350,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9350,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (9350,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(9351,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9355,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (9355,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(9356,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9356,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9358,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9359,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (9363,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(9364,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9365,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9366,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (9367,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9367,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (9367,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(9368,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9368,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(9368,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (9368,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(9369,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (9373,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(9374,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (9375,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(9376,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9376,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9377,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9385,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9385,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (9385,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(9386,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9386,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9386,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(13,7,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9389,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9390,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9391,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9392,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9392,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9393,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9397,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9398,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9400,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9401,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (9404,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(9405,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9406,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9407,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9408,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9409,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9410,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9411,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9413,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9414,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9415,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9416,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9417,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9418,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9419,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9420,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (9421,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(9422,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9424,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9425,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9427,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9427,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9428,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9428,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (9429,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(9430,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9433,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9434,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9434,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9434,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9435,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9435,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9439,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9440,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9440,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9441,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9444,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9445,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9445,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9445,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9446,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9446,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9448,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9449,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9451,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9452,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9452,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9453,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9454,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9455,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9457,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9458,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9458,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9459,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9459,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9460,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (9463,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9463,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9463,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9464,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9464,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(9464,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9464,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9464,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (9464,0), 6 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9465,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9465,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(9466,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9469,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9470,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (9470,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(9471,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9475,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9476,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9476,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9476,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9477,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9477,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9481,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9481,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9482,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9482,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (9483,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(9484,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9484,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9485,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9487,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9488,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9490,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9491,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9494,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9495,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9495,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9496,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (9499,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9499,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9500,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(9500,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1856352 (ipc=195.4) sim_rate=206261 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:38:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9502,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9503,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (9505,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (9505,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9505,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(9506,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9506,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(9507,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9507,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9508,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9511,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(9512,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9512,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9513,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9514,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9515,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9517,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9518,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9518,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9519,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (9522,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(9523,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9523,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9524,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (9526,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(9527,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9530,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9531,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (9532,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9532,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (9532,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9533,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(9533,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(9534,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9535,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9536,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9539,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9540,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (9544,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(9545,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(15,9,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (9553,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(9554,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9555,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9556,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9570,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9571,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,11,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2002336 (ipc=200.2) sim_rate=200233 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:38:43 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,11,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2127616 (ipc=185.0) sim_rate=193419 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:38:44 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(11,9,0) tid=(7,3,1)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(13,8,0) tid=(7,3,1)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,11,0) tid=(7,3,1)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(14,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(13,13,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2642432 (ipc=211.4) sim_rate=220202 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:38:45 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(3,10,0) tid=(7,3,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(14,9,0) tid=(7,3,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(8,10,0) tid=(7,3,1)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(5,11,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3061056 (ipc=235.5) sim_rate=235465 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:38:46 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,14,0) tid=(7,3,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(8,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,13,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3388736 (ipc=251.0) sim_rate=242052 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:38:47 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,13,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13944,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13945,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13974,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13975,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (14023,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(14024,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(11,13,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (14064,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(14065,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14148,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14149,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (14196,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(14197,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (14204,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(14205,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (14208,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(14209,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14244,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14245,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14280,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14281,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14322,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14323,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14370,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14371,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14382,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14383,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14394,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14394,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14395,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14395,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14400,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14401,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14406,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14407,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14413,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14414,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14418,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14418,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14419,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14419,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14425,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14426,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14432,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(14433,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14437,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14438,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14472,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14473,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (14496,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14496,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(14497,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14497,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14508,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14509,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14509,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14510,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14514,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14515,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14520,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14520,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14521,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14521,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14521,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(14522,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14527,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(14528,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14528,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14529,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14530,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14533,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(14534,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14538,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14538,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14539,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14539,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14548,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14548,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14549,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14549,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14556,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14557,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (14562,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(14563,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14568,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14569,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14569,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14570,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14572,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14573,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(13,14,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14574,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14575,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (14577,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(14578,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14582,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14583,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14585,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14586,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14586,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14587,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14589,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14590,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14594,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14595,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (14601,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(14602,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (14604,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(14605,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14614,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14615,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14616,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14617,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (14619,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(14620,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14621,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(14622,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14622,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14622,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14623,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14623,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14629,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14630,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14634,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14634,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14635,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14635,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14635,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14636,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14637,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14638,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (14641,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(14642,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14643,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14644,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14646,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14647,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14650,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14651,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14655,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14656,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (14658,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(14659,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14659,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14660,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14662,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14663,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (14664,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(14665,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14671,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14672,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14676,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (14676,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14676,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14677,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(14677,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14677,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (14682,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14682,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14683,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(14683,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (14690,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(14691,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (14694,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(14695,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14695,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14696,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (14700,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14700,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(14701,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14701,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14706,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14706,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14707,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14707,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (14710,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(14711,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14712,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(14713,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14715,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14716,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (14718,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14718,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14718,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(14719,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14719,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14719,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14719,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14720,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14721,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14722,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14724,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14725,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14731,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (14731,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (14731,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14732,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(14732,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(14732,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14738,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14739,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14740,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14741,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14742,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (14742,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14743,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(14743,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14743,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14744,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14748,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14748,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14749,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14749,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14758,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14759,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14764,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14765,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14767,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14767,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14768,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14768,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (14774,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(14775,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14778,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14779,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(8,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (14784,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(14785,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (14790,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(14791,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14800,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14801,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (14809,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(14810,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14814,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14830,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14831,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (14832,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(14833,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14841,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14842,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3760512 (ipc=250.7) sim_rate=250700 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:38:48 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(8,17,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3809280 (ipc=245.8) sim_rate=238080 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:38:49 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(6,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(15,15,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3992448 (ipc=234.8) sim_rate=234849 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:38:50 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(15,16,0) tid=(7,3,1)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,15,0) tid=(7,3,1)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(13,20,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4359520 (ipc=249.1) sim_rate=242195 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:38:51 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,18,0) tid=(7,3,1)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,16,0) tid=(7,3,1)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(13,18,0) tid=(7,3,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(4,21,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 4775936 (ipc=265.3) sim_rate=251365 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:38:52 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(12,20,0) tid=(7,3,1)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(10,18,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18228,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18229,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,20,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (18271,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(18272,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18288,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(18289,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18330,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(18331,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (18336,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(18337,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18376,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18377,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(11,18,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (18412,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(18413,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18414,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18415,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18432,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18433,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18454,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18455,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18459,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18460,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18466,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(18467,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18475,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18476,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18490,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18491,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5158624 (ipc=278.8) sim_rate=257931 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:38:53 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18637,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(18638,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18638,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18639,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18928,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(18929,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18985,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18986,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 5288512 (ipc=278.3) sim_rate=251833 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:38:54 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(13,17,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19068,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19069,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19075,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19076,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19092,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(19093,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19114,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(19115,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19126,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19127,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19129,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19130,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19144,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19145,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19158,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(19159,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19165,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19166,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19206,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (19206,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19207,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(19207,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19212,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19213,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19232,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(19233,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19240,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(19241,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19246,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(19247,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19250,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19251,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19252,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19252,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(19253,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(19253,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19253,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19254,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19258,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(19259,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19263,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(19264,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19275,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(19276,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19286,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(19287,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19307,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(19308,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19332,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19333,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (19336,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(19337,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19350,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(19351,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19363,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19364,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (19369,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(19370,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19384,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19385,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19390,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(19391,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19394,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19395,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19396,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19397,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19408,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19409,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (19410,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(19411,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(9,23,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (19434,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19434,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(19435,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19435,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19440,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(19441,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19458,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(19459,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19476,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(19477,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (19483,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(19484,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19488,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19489,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19498,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19499,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19510,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(19511,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (19518,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (19518,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19518,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(19519,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(19519,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19519,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (19530,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(19531,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19554,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(19555,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19561,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19562,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19564,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19565,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19570,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19571,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19572,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19573,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (19584,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(19585,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19596,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(19597,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19602,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19603,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19608,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19609,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19630,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19631,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19652,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(19653,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19656,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(19657,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19668,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (19668,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (19668,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (19668,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(19669,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19669,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(19669,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19669,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19670,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(19670,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19674,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19675,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19680,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(19681,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19682,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(19683,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19683,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(19684,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19688,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(19689,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (19690,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(19691,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (19692,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(19693,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (19700,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(19701,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (19710,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(19711,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19716,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19717,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19730,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19731,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (19735,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(19736,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19736,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(19737,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19740,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19741,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19743,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19744,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19747,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(19748,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (19752,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(19753,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19755,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19756,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19758,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(19759,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19759,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19760,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19762,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(19763,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19764,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19765,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19776,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19777,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19779,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19780,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19780,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19780,0), 6 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(19781,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(19782,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19782,0), 7 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,25,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19782,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(19783,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19783,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19786,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19787,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19788,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19789,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19791,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(19792,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19793,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(19794,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (19806,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (19806,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(19807,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(19807,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19810,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(19811,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (19814,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(19815,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (19824,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(19825,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 5552448 (ipc=277.6) sim_rate=252384 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:38:55 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(10,23,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 5628544 (ipc=268.0) sim_rate=244719 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:38:56 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(9,27,0) tid=(7,3,1)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,29,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 5840480 (ipc=265.5) sim_rate=243353 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:38:57 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(8,22,0) tid=(7,3,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(12,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22473,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22474,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(10,25,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 6107520 (ipc=271.4) sim_rate=244300 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:38:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #7 (22591,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(22592,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(12,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22629,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(22630,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (22636,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(22637,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (22673,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(22674,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22718,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22719,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(12,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (22746,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(22747,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22780,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22781,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22786,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22787,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22810,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22811,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(7,25,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (22851,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(22852,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (22856,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(22857,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22863,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22864,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22893,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22894,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(10,28,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 6514400 (ipc=283.2) sim_rate=250553 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:38:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23094,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(23095,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23102,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23103,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23181,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23182,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(14,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23285,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23286,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(10,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23416,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(23417,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23444,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23445,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23486,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23487,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 6876896 (ipc=292.6) sim_rate=254699 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:39:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23502,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23503,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23506,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(23507,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(15,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23544,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23545,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23607,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23608,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23611,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23612,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23621,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23622,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23661,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23662,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23662,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23663,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23674,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(23675,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23691,0), 7 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,29,0) tid=(7,3,1)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23692,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23697,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23698,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23710,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23751,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23758,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23765,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23783,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23797,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23817,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23845,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23849,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23861,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23885,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (23891,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23921,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (23923,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23930,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23934,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23935,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23946,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (23947,0), 4 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23983,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7098592 (ipc=295.8) sim_rate=253521 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:39:01 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24013,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24035,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (24045,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (24099,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24114,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (24129,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24189,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (24240,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24256,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24271,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (24283,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24301,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (24345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (24381,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (24413,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24427,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (24441,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24447,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24479,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24481,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (24499,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24505,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (24511,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24547,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (24547,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24556,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (24562,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24567,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (24568,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24571,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (24586,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24592,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24613,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (24613,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24619,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24627,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (24639,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24647,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24657,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24665,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24683,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (24683,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24685,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (24695,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (24711,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24713,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24717,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (24717,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24719,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24725,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24733,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24744,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24746,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24749,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24751,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (24757,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24793,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24805,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24823,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (24835,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24847,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24853,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24865,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (24877,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24879,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24889,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,30,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 7273952 (ipc=279.8) sim_rate=250825 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:39:02 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(8,30,0) tid=(7,3,1)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(8,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26624,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (26636,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (26735,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26774,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (26891,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26914,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26917,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26932,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (26938,0), 2 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(13,31,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (27008,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27014,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27051,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27067,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (27068,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27245,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27282,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27341,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27351,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27476,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27523,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27591,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27603,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27627,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27627,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27692,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27698,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27735,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27768,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27816,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27846,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27876,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 8.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 27877
gpu_sim_insn = 7569408
gpu_ipc =     271.5288
gpu_tot_sim_cycle = 27877
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     271.5288
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 1137
gpu_stall_icnt2sh    = 5723
gpu_total_sim_rate=252313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 118784
	L1I_total_cache_misses = 3483
	L1I_total_cache_miss_rate = 0.0293
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1120, Miss = 624, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 2817
	L1D_cache_core[1]: Access = 1056, Miss = 643, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 3020
	L1D_cache_core[2]: Access = 1120, Miss = 694, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 2468
	L1D_cache_core[3]: Access = 1152, Miss = 740, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 2443
	L1D_cache_core[4]: Access = 1024, Miss = 576, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 3110
	L1D_cache_core[5]: Access = 1120, Miss = 708, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 2960
	L1D_cache_core[6]: Access = 1024, Miss = 592, Miss_rate = 0.578, Pending_hits = 0, Reservation_fails = 3083
	L1D_cache_core[7]: Access = 1056, Miss = 672, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 3053
	L1D_cache_core[8]: Access = 1280, Miss = 770, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 2171
	L1D_cache_core[9]: Access = 1184, Miss = 693, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 2331
	L1D_cache_core[10]: Access = 1024, Miss = 608, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 3019
	L1D_cache_core[11]: Access = 1120, Miss = 640, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 2608
	L1D_cache_core[12]: Access = 1056, Miss = 673, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 2966
	L1D_cache_core[13]: Access = 1024, Miss = 672, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 3029
	L1D_cache_core[14]: Access = 1024, Miss = 608, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 2857
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 9913
	L1D_total_cache_miss_rate = 0.6050
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 41935
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 720
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1917
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40018
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 115301
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3483
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
924, 924, 924, 924, 924, 924, 1155, 1155, 1155, 1155, 1155, 1155, 924, 924, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 41935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41935
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70569	W0_Idle:129148	W0_Scoreboard:362257	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 195 
maxdqlatency = 0 
maxmflatency = 458 
averagemflatency = 250 
max_icnt2mem_latency = 220 
max_icnt2sh_latency = 27876 
mrq_lat_table:7360 	282 	237 	404 	870 	699 	368 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6727 	9687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8651 	1129 	690 	4769 	1400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4370 	3366 	470 	16 	0 	0 	0 	0 	0 	98 	3742 	4352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      8491      7869      9804      9825      9152      9441      9628      9748      9865      9916     13038     13192     13378     13383     13388     13452 
dram[1]:      5387      9746      9787      9815      9112      9319      9662      9750      9699      9919     12993     13219     13371     13391     13382     13484 
dram[2]:      5400      9782      9775      9825      9173      9466      9723      9726      9707      9935     13092     13257     13383     13398     13378     13439 
dram[3]:      5482      9759      9797      9806      9278      9494      9714      9788      9725      9578     13054     13268     13374     13394     13379     13455 
dram[4]:      6290      9719      9810      9818      9188      9598      9728      9789      9850      9933     13153     13312     13389     13385     13477     13427 
dram[5]:      7065      9553      9759      9835      9159      9570      9724      9813      9884      9620     13216     13275     13380     13409     13435     13517 
average row accesses per activate:
dram[0]: 13.400000 22.000000 32.000000 21.666666  5.250000  6.000000  4.571429  5.333333  4.571429  4.740741  4.129032  5.333333  4.000000  4.413793  3.657143  2.953488 
dram[1]: 16.750000 32.000000 22.666666 32.000000  6.000000  7.000000  4.571429  4.000000  5.565217  4.571429  6.095238  6.095238  4.571429  3.764706  3.757576  2.976744 
dram[2]: 22.000000 32.000000 32.000000 32.000000  7.000000  5.500000  5.333333  4.923077  5.565217  4.266667  5.120000  4.413793  4.266667  3.555556  3.121951  3.459460 
dram[3]: 22.000000 32.000000 32.000000 22.666666  6.000000  6.285714  4.266667  4.266667  4.413793  5.565217  5.333333  6.095238  3.878788  3.764706  2.976744  3.263158 
dram[4]: 22.000000 32.000000 32.000000 32.000000  5.250000  5.500000  4.571429  4.571429  4.413793  4.571429  4.129032  4.740741  4.129032  3.657143  3.459460  2.976744 
dram[5]: 22.000000 21.666666 22.666666 32.000000  7.000000  6.285714  4.923077  4.266667  5.565217  4.413793  6.736842  6.095238  4.413793  3.878788  3.875000  2.976744 
average row locality = 10257/2033 = 5.045253
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         0         1        10        10        32        32        32        32        32        32        32        32        32        31 
dram[1]:         0         0         4         0        10        10        32        32        32        32        32        32        32        32        28        32 
dram[2]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         0         0         0         4        10        12        32        32        32        32        32        32        32        32        32        28 
dram[4]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         0         0         4         0        10        12        32        32        32        32        32        32        32        32        28        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        526       468       496       484       421       428       380       387       376       380       375       385       380       379       359       373
dram[1]:        534       502       460       494       428       429       383       382       372       376       377       376       379       386       379       363
dram[2]:        469       492       496       497       421       404       388       376       377       375       390       381       380       382       374       360
dram[3]:        486       495       497       462       422       420       377       384       374       376       376       375       378       382       364       381
dram[4]:        476       486       499       494       417       414       378       385       381       379       377       386       382       379       363       371
dram[5]:        480       496       465       499       430       423       382       381       376       374       377       379       383       384       379       363
maximum mf latency per bank:
dram[0]:        314       310       362       357       385       392       411       458       404       385       409       394       440       430       436       410
dram[1]:        309       308       366       348       385       356       382       420       371       362       368       406       408       431       414       439
dram[2]:        326       309       374       384       360       352       387       378       427       444       442       415       445       434       414       421
dram[3]:        345       300       367       350       352       373       380       447       387       439       364       364       389       411       420       404
dram[4]:        302       350       358       363       405       374       370       394       399       402       392       405       404       417       428       393
dram[5]:        304       314       352       379       390       389       415       369       380       382       409       394       414       418       444       403

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36797 n_nop=32707 n_act=344 n_pre=328 n_req=1709 n_rd=2738 n_write=680 bw_util=0.1858
n_activity=15890 dram_eff=0.4302
bk0: 134a 36305i bk1: 132a 36397i bk2: 128a 36478i bk3: 128a 36204i bk4: 148a 35265i bk5: 148a 35534i bk6: 192a 34587i bk7: 192a 34388i bk8: 192a 34468i bk9: 192a 34436i bk10: 192a 34285i bk11: 192a 34189i bk12: 192a 34134i bk13: 192a 34250i bk14: 192a 34330i bk15: 192a 34457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.560671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36797 n_nop=32743 n_act=328 n_pre=312 n_req=1707 n_rd=2734 n_write=680 bw_util=0.1856
n_activity=15580 dram_eff=0.4383
bk0: 134a 36329i bk1: 128a 36408i bk2: 128a 36367i bk3: 128a 36401i bk4: 148a 35597i bk5: 148a 35348i bk6: 192a 34695i bk7: 192a 34442i bk8: 192a 34910i bk9: 192a 34527i bk10: 192a 34810i bk11: 192a 34555i bk12: 192a 34206i bk13: 192a 34048i bk14: 192a 34533i bk15: 192a 34427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.46444
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36797 n_nop=32717 n_act=338 n_pre=322 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1859
n_activity=15637 dram_eff=0.4374
bk0: 132a 36318i bk1: 128a 36391i bk2: 128a 36401i bk3: 128a 36407i bk4: 148a 35669i bk5: 152a 35534i bk6: 192a 34857i bk7: 192a 34756i bk8: 192a 34467i bk9: 192a 34335i bk10: 192a 34390i bk11: 192a 34124i bk12: 192a 33972i bk13: 192a 34061i bk14: 192a 34339i bk15: 192a 34126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.569258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36797 n_nop=32707 n_act=343 n_pre=327 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1859
n_activity=15440 dram_eff=0.443
bk0: 132a 36307i bk1: 128a 36421i bk2: 128a 36442i bk3: 128a 36285i bk4: 148a 35487i bk5: 152a 35469i bk6: 192a 34772i bk7: 192a 34218i bk8: 192a 34508i bk9: 192a 34602i bk10: 192a 34746i bk11: 192a 34778i bk12: 192a 34487i bk13: 192a 34158i bk14: 192a 34312i bk15: 192a 34322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.550969
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36797 n_nop=32677 n_act=358 n_pre=342 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1859
n_activity=15705 dram_eff=0.4355
bk0: 132a 36341i bk1: 128a 36445i bk2: 128a 36493i bk3: 128a 36348i bk4: 148a 35488i bk5: 152a 35565i bk6: 192a 34587i bk7: 192a 34530i bk8: 192a 34385i bk9: 192a 34233i bk10: 192a 34250i bk11: 192a 34096i bk12: 192a 34270i bk13: 192a 34194i bk14: 192a 34331i bk15: 192a 34303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.581161
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36797 n_nop=32747 n_act=322 n_pre=306 n_req=1711 n_rd=2738 n_write=684 bw_util=0.186
n_activity=15311 dram_eff=0.447
bk0: 132a 36317i bk1: 130a 36397i bk2: 128a 36206i bk3: 128a 36323i bk4: 148a 35486i bk5: 152a 35074i bk6: 192a 34666i bk7: 192a 34488i bk8: 192a 34697i bk9: 192a 34239i bk10: 192a 34809i bk11: 192a 34454i bk12: 192a 34289i bk13: 192a 34159i bk14: 192a 34610i bk15: 192a 34302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.603256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 155
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 290
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 194
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 189
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 182
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1642
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1421
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.4285
	minimum = 6
	maximum = 111
Network latency average = 12.1362
	minimum = 6
	maximum = 100
Slowest packet = 5107
Flit latency average = 11.5991
	minimum = 6
	maximum = 96
Slowest flit = 15687
Fragmentation average = 0.00141234
	minimum = 0
	maximum = 47
Injected packet rate average = 0.0442127
	minimum = 0.0373426 (at node 4)
	maximum = 0.0505435 (at node 15)
Accepted packet rate average = 0.0442127
	minimum = 0.0373426 (at node 4)
	maximum = 0.0505435 (at node 15)
Injected flit rate average = 0.132559
	minimum = 0.110808 (at node 4)
	maximum = 0.153783 (at node 15)
Accepted flit rate average= 0.132559
	minimum = 0.113104 (at node 4)
	maximum = 0.148402 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4285 (1 samples)
	minimum = 6 (1 samples)
	maximum = 111 (1 samples)
Network latency average = 12.1362 (1 samples)
	minimum = 6 (1 samples)
	maximum = 100 (1 samples)
Flit latency average = 11.5991 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Fragmentation average = 0.00141234 (1 samples)
	minimum = 0 (1 samples)
	maximum = 47 (1 samples)
Injected packet rate average = 0.0442127 (1 samples)
	minimum = 0.0373426 (1 samples)
	maximum = 0.0505435 (1 samples)
Accepted packet rate average = 0.0442127 (1 samples)
	minimum = 0.0373426 (1 samples)
	maximum = 0.0505435 (1 samples)
Injected flit rate average = 0.132559 (1 samples)
	minimum = 0.110808 (1 samples)
	maximum = 0.153783 (1 samples)
Accepted flit rate average = 0.132559 (1 samples)
	minimum = 0.113104 (1 samples)
	maximum = 0.148402 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 252313 (inst/sec)
gpgpu_simulation_rate = 929 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
27869.839844
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
