	component fifo_decimation_2 is
		port (
			clk_clk                             : in  std_logic                     := 'X';             -- clk
			fifo_decimation_2_clk_out_clk       : in  std_logic                     := 'X';             -- clk
			fifo_decimation_2_in_writedata      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			fifo_decimation_2_in_write          : in  std_logic                     := 'X';             -- write
			fifo_decimation_2_in_waitrequest    : out std_logic;                                        -- waitrequest
			fifo_decimation_2_out_readdata      : out std_logic_vector(31 downto 0);                    -- readdata
			fifo_decimation_2_out_read          : in  std_logic                     := 'X';             -- read
			fifo_decimation_2_out_waitrequest   : out std_logic;                                        -- waitrequest
			fifo_decimation_2_reset_out_reset_n : in  std_logic                     := 'X';             -- reset_n
			reset_reset_n                       : in  std_logic                     := 'X'              -- reset_n
		);
	end component fifo_decimation_2;

