
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010432                       # Number of seconds simulated
sim_ticks                                 10431817950                       # Number of ticks simulated
final_tick                               538207194495                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196555                       # Simulator instruction rate (inst/s)
host_op_rate                                   248885                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 253983                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341376                       # Number of bytes of host memory used
host_seconds                                 41072.93                       # Real time elapsed on the host
sim_insts                                  8073092807                       # Number of instructions simulated
sim_ops                                   10222420022                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       129280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       185216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       326400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       111232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       130432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       271744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       188544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       326144                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1705472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       557184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            557184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1010                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2550                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          869                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1019                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2123                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2548                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13324                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4353                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4353                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       478536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12392854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       331294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17754911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       429455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     31288890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       490806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10662763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       466266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12503286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       441726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     26049534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       417185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18073935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       441726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     31264349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163487516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       478536                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       331294                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       429455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       490806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       466266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       441726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       417185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       441726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3496994                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53411975                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53411975                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53411975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       478536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12392854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       331294                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17754911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       429455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     31288890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       490806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10662763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       466266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12503286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       441726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     26049534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       417185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18073935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       441726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     31264349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              216899491                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25016351                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068284                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692478                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204488                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       870348                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815254                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213875                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9299                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19956652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11557999                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068284                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029129                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         556916                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        415034                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222287                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23135614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.955977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20721482     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112435      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179200      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242247      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          249573      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210037      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118249      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175732      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126659      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23135614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082677                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462018                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19755090                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       618555                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2409729                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2702                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349533                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       339971                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14186103                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1530                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349533                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19809060                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128669                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       366617                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2359259                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       122471                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14180822                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16437                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53521                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19788938                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65966210                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65966210                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153382                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2635532                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3546                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1858                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369424                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1330669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8478                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       254943                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14163840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13455140                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1970                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1563020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3731833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23135614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17374319     75.10%     75.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2424079     10.48%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212790      5.24%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       866338      3.74%     94.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       688369      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       283643      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180332      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93168      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12576      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23135614                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2506     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8240     36.54%     47.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11807     52.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11316344     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199969      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220916      9.07%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716224      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13455140                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.537854                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22553                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50070412                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15730481                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13248848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13477693                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26662                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216117                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9678                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349533                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         101398                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11949                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14167416                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1557                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1330669                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718729                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1859                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10055                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114287                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233369                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13265464                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147746                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189671                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863914                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885255                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716168                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530272                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13248963                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13248848                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7606003                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20497400                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529608                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371072                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305288                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1862112                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3399                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206813                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22786081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378848                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17682783     77.60%     77.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2555508     11.22%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       940813      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       449824      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       413701      1.82%     96.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       219486      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       169243      0.74%     98.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86794      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       267929      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22786081                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305288                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823600                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114549                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774540                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086900                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       267929                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36685487                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28684367                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1880737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305288                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.501635                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.501635                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399739                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399739                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59707698                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18456331                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13147733                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3396                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                25016351                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1899788                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1699924                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       153429                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1285484                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1251540                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          111424                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4620                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20159936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10802159                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1899788                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1362964                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2408665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         504845                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        275857                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1221173                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       150244                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23195048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.760438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20786383     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          371399      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          183058      0.79%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          366410      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          113270      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          340481      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           52099      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84975      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          896973      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23195048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075942                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.431804                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19931455                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       509283                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2403665                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1994                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        348650                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       175747                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1940                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12053368                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4584                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        348650                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19957725                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         298210                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       132432                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2379389                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        78635                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12035408                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9214                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62307                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     15739605                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     54500251                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     54500251                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12715753                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3023852                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1575                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          798                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           172503                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2202612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       344495                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3181                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        78154                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          11972070                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11192509                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7367                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2194891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4529143                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23195048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482539                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.093692                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18287326     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1529778      6.60%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1659271      7.15%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       958664      4.13%     96.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       488905      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       122953      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       142000      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3396      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2755      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23195048                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          18416     57.55%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7416     23.17%     80.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6170     19.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8757692     78.25%     78.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        85621      0.76%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          778      0.01%     79.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2007272     17.93%     96.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       341146      3.05%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11192509                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.447408                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              32002                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002859                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     45619435                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14168573                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10904631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11224511                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8688                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       454927                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         8910                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        348650                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         197529                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9724                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     11973656                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1204                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2202612                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       344495                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          797                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          186                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        59175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       162174                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11051168                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1978549                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       141341                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2319659                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1681574                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            341110                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.441758                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              10907493                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             10904631                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6606277                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14273140                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.435900                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.462847                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8693674                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9761313                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2212791                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       152291                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22846398                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427258                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.298752                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19225717     84.15%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1412812      6.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       916699      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       286729      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       483583      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        91878      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        58728      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        53190      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       317062      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22846398                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8693674                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9761313                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2083270                       # Number of memory references committed
system.switch_cpus1.commit.loads              1747685                       # Number of loads committed
system.switch_cpus1.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1499776                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8522796                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       119474                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       317062                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34503414                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           24297101                       # The number of ROB writes
system.switch_cpus1.timesIdled                 452755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1821303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8693674                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9761313                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8693674                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.877535                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.877535                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347520                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347520                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        51412109                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14180696                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12843677                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1566                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                25016351                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1955679                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1764300                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       105212                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       731838                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          696194                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          107627                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4592                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20714229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12309828                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1955679                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       803821                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2431777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         330560                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        442841                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1191414                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       105600                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23811609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.606607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.936129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21379832     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           86086      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          177347      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           73496      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          403274      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          358878      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           69470      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          147104      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1116122      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23811609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078176                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492071                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20600364                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       558285                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2422495                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7948                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        222512                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       171823                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14434960                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1535                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        222512                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20622505                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         383747                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       106414                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2409425                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        66999                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14426365                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         27503                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        24545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          577                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     16953354                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     67944769                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     67944769                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     14994814                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1958531                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1687                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          858                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           171778                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3398259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1717645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15547                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        82278                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14395264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13829697                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7310                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1131581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2718885                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23811609                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580796                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.378494                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18901514     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1467145      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1208024      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       521212      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       661887      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       640496      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       364668      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        28472      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        18191      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23811609                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35086     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        272758     86.37%     97.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7945      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8683210     62.79%     62.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       120962      0.87%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          828      0.01%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3311350     23.94%     87.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1713347     12.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13829697                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.552826                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             315789                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022834                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51794101                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15528906                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13709347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14145486                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25239                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       135031                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          370                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11352                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1226                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        222512                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         347961                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        17647                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14396973                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3398259                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1717645                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          859                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          370                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        60337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        62922                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       123259                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13731063                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3300099                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        98633                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5013235                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1798228                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1713136                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.548884                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13709865                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13709347                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7408041                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14606027                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548015                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507191                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11126484                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13075551                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1322651                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       107284                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23589097                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554305                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378244                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18849730     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1728455      7.33%     87.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       811371      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       801740      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       218046      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       933402      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        69986      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        50912      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       125455      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23589097                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11126484                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13075551                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4969516                       # Number of memory references committed
system.switch_cpus2.commit.loads              3263223                       # Number of loads committed
system.switch_cpus2.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1726627                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11627545                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       126721                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       125455                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37861805                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29018973                       # The number of ROB writes
system.switch_cpus2.timesIdled                 456232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1204742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11126484                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13075551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11126484                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.248361                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.248361                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.444768                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.444768                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67867989                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       15932786                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17175338                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1668                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25016351                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2270347                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1890775                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       208146                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       893608                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          830207                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          244389                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9818                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19767458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12457704                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2270347                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1074596                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2596571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         578778                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        627796                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1228775                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       198969                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23360580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.655311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.030775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20764009     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          158585      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          201582      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          320876      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          133203      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          171225      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          200987      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           91699      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1318414      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23360580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090755                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.497982                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19651223                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       755333                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2584283                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1262                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        368472                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       344757                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      15224585                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1653                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        368472                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19671423                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          63567                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       636144                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2565354                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        55614                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      15131052                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          7993                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        38723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     21139870                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     70364766                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     70364766                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17674451                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3465416                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3704                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1950                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           196803                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1416601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       739953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8258                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       167837                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14774801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14169696                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        14892                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1803835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3675941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23360580                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606564                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327290                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17355550     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2739997     11.73%     86.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1118745      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       627999      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       849551      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       262230      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       257579      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       138048      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        10881      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23360580                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          98355     79.26%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13056     10.52%     89.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12673     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11937314     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193866      1.37%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1753      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1299469      9.17%     94.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       737294      5.20%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14169696                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.566417                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             124084                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008757                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     51838948                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16582430                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13800059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14293780                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        10422                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       267817                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9838                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        368472                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          48757                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         6319                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14778519                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        11163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1416601                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       739953                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1951                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       123433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       239868                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13922911                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1277929                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       246785                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2015129                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1968597                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            737200                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.556552                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13800137                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13800059                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8269126                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         22209936                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.551642                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372317                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10282823                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12670936                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2107620                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3531                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       209689                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22992108                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551099                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.371214                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17627706     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2718693     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       987911      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       491647      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       449285      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       189186      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       186966      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        89098      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       251616      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22992108                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10282823                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12670936                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1878898                       # Number of memory references committed
system.switch_cpus3.commit.loads              1148783                       # Number of loads committed
system.switch_cpus3.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1836600                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11408006                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       261660                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       251616                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37518983                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29925599                       # The number of ROB writes
system.switch_cpus3.timesIdled                 301825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1655771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10282823                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12670936                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10282823                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.432829                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.432829                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411044                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411044                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62648415                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19287432                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       14081468                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3528                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25016351                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2068633                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1692450                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       204336                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       871404                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          814783                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          214142                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19955304                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11559255                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2068633                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1028925                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2414284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         555807                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        419678                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1222101                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       204348                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23138107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.613720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.955928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20723823     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          112360      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          179014      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          242846      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          248195      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          211119      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          118527      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          175930      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1126293      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23138107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082691                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462068                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19754797                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       622242                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2409731                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2752                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        348580                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       340324                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14186836                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1523                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        348580                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19808289                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         129485                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       370163                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2359659                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       121926                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14181226                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16769                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        53037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19792639                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     65967601                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     65967601                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17159722                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2632917                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3537                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1848                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           366672                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1330609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       719061                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8510                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       254502                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14163983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13458947                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1939                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1557839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3716665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23138107                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581679                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268238                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17374761     75.09%     75.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2424338     10.48%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1213577      5.24%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       868167      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       687481      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       284417      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       179390      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        93203      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12773      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23138107                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2455     10.90%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.90% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8248     36.63%     47.54% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11812     52.46%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11318807     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       200138      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1688      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1221739      9.08%     94.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       716575      5.32%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13458947                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538006                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22515                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50080455                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15725426                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13252551                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13481462                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27024                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       215618                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9720                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        348580                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         102262                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11776                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14167549                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1519                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1330609                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       719061                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1849                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       114251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       233234                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13269195                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1148278                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       189752                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1864800                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1886141                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            716522                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530421                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13252674                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13252551                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7608353                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20499072                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.529756                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371156                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10003721                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12309937                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1857615                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       206665                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22789527                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540158                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378960                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17684379     77.60%     77.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2556327     11.22%     88.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       940964      4.13%     92.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       450404      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       413764      1.82%     96.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       219425      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       169528      0.74%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        86767      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       267969      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22789527                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10003721                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12309937                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1824332                       # Number of memory references committed
system.switch_cpus4.commit.loads              1114991                       # Number of loads committed
system.switch_cpus4.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1775224                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11091095                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       253540                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       267969                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36689045                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28683697                       # The number of ROB writes
system.switch_cpus4.timesIdled                 304238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1878244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10003721                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12309937                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10003721                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.500705                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.500705                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.399887                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.399887                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        59723054                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18462811                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13149750                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25016351                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2042599                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1670583                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       201149                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       837493                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          801522                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          209044                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8941                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19790447                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11592118                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2042599                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1010566                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2427901                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         586393                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        341607                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1218825                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       202582                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22940885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.970187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20512984     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          132645      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          207343      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          330076      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          136241      0.59%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          152160      0.66%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          163084      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          106551      0.46%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1199801      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22940885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081651                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463382                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19611011                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       522858                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2420053                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6320                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        380639                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       334694                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14154868                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1600                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        380639                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19642374                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         164854                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       270927                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2395445                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        86642                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14145517                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1466                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24588                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2848                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19637597                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65797871                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65797871                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16722138                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2915444                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3602                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1984                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           265400                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1349762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       724167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21813                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       166486                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14123736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13346224                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17026                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1823318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4095780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          353                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22940885                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581766                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273936                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17317292     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2254461      9.83%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1232724      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       844700      3.68%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       787872      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       225238      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       177169      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        59909      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        41520      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22940885                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3183     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10010     39.36%     51.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12241     48.13%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11180184     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       211295      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1616      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1233282      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       719847      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13346224                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533500                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25434                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001906                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49675793                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15950820                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13127943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13371658                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        39662                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       246111                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22510                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          859                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        380639                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         116749                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12138                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14127377                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         5985                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1349762                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       724167                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1984                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          8981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       116017                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       232000                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13153922                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1159891                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       192302                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1879401                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1850237                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            719510                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525813                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13128148                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13127943                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7677984                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20060269                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524774                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382746                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9822565                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12039774                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2087624                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205111                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22560246                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533672                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387306                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17671506     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2368724     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       921943      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       496107      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       371116      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       206687      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       128816      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       114728      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       280619      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22560246                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9822565                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12039774                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1805307                       # Number of memory references committed
system.switch_cpus5.commit.loads              1103650                       # Number of loads committed
system.switch_cpus5.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1728160                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10848801                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       244578                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       280619                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36406960                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28635474                       # The number of ROB writes
system.switch_cpus5.timesIdled                 320526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2075466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9822565                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12039774                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9822565                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.546825                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.546825                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392646                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392646                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59310137                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18199621                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13198852                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3256                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25016351                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2045602                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1677652                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       201934                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       839112                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          796308                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          209495                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9061                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19514401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11636360                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2045602                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1005803                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2556667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         577822                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        586893                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1204056                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       200258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23030583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.970370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20473916     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          277049      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          319702      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          175201      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          202410      0.88%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          111218      0.48%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           75912      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          198330      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1196845      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23030583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081771                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465150                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19350797                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       753909                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2534580                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        20815                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        370481                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       331564                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2141                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14199790                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11169                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        370481                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19383188                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         267128                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       398045                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2524204                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        87528                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14189571                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21737                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        41206                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19716400                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     66071676                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     66071676                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16776972                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2939425                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3703                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2059                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           236891                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1357719                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       739060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19850                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       163781                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14165396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13365385                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        19195                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1810569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4206355                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23030583                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580332                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269879                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17399798     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2264056      9.83%     85.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1217014      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       843320      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       736251      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       375416      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        91920      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        58727      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        44081      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23030583                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3454     11.88%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12489     42.94%     54.82% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13139     45.18%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11182984     83.67%     83.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       209103      1.56%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1635      0.01%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1238784      9.27%     94.52% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       732879      5.48%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13365385                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534266                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              29082                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     49809630                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15979807                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13137751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13394467                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        33454                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       245033                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        18643                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          817                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        370481                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         218225                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        14557                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14169125                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6339                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1357719                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       739060                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2059                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       116182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       114325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       230507                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13164138                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1162297                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       201247                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1894934                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1840403                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            732637                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.526221                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13138086                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13137751                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7810529                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20456556                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.525167                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381811                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9854759                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12090684                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2078615                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       202965                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22660102                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533567                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.352294                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17720343     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2290095     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       960965      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       577130      2.55%     95.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       398632      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       257898      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       134713      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       107635      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       212691      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22660102                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9854759                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12090684                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1833101                       # Number of memory references committed
system.switch_cpus6.commit.loads              1112684                       # Number of loads committed
system.switch_cpus6.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1730251                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10900477                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       246029                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       212691                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36616645                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28709099                       # The number of ROB writes
system.switch_cpus6.timesIdled                 301517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1985768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9854759                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12090684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9854759                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.538505                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.538505                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393933                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393933                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        59388430                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18231877                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13255652                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3290                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                25016351                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1955007                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1763618                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       105260                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       734176                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          695872                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          107426                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4619                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20709487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12303037                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1955007                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       803298                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2430407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         330153                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        440954                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1191131                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       105608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23803167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.935948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21372760     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           85895      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          177423      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           73242      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          402967      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          359147      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           69353      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          146841      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1115539      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23803167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078149                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491800                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20596079                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       555978                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2421125                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7914                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        222066                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       171872                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14426773                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1530                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        222066                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20618163                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         381092                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       107003                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2408132                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        66704                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14418159                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         27460                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        24492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          429                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     16941799                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     67904509                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     67904509                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     14989875                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1951918                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1686                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          858                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           171414                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3397492                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1716978                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        15558                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        82858                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14387347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13822989                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7344                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1128406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2711632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23803167                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580721                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378479                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18895677     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1466449      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1206997      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       521382      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       661157      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       640223      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       364571      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        28457      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        18254      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23803167                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          34978     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        272847     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7894      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8677752     62.78%     62.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       120893      0.87%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          827      0.01%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3310662     23.95%     87.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1712855     12.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13822989                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552558                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             315719                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022840                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     51772208                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15517807                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13703145                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14138708                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        25216                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       134618                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10911                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1225                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        222066                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         345847                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        17567                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14389054                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3397492                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1716978                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          859                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          362                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        60317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        62843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       123160                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13724724                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3299398                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        98265                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5012093                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1797805                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1712695                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548630                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13703650                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13703145                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7403503                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14594402                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547768                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507284                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11123583                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13071912                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1318512                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       107319                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23581101                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554338                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378283                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18843351     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1727444      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       811253      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       801718      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       217769      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       933338      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        69939      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        50904      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       125385      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23581101                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11123583                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13071912                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4968937                       # Number of memory references committed
system.switch_cpus7.commit.loads              3262870                       # Number of loads committed
system.switch_cpus7.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1726067                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11624275                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       126637                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       125385                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37846101                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29002962                       # The number of ROB writes
system.switch_cpus7.timesIdled                 456342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1213184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11123583                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13071912                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11123583                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.248947                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.248947                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.444652                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.444652                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        67838373                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15924177                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       17167623                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1668                       # number of misc regfile writes
system.l2.replacements                          13325                       # number of replacements
system.l2.tagsinuse                      32765.127573                       # Cycle average of tags in use
system.l2.total_refs                          1692585                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46093                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.721086                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           244.858920                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     31.472765                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    460.291640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     23.524049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    674.416380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.363119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1247.690263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     32.208483                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    421.386727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     30.566758                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    467.513383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     30.116006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1079.672811                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     27.715386                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    737.163196                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     32.830237                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1238.852038                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2441.347785                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3977.215813                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4056.003319                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1908.012281                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2466.300627                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3987.964674                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3082.098925                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4035.541987                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007473                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000960                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.014047                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000718                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.020582                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000927                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.038076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000983                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012860                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.014267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.032949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.022496                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.001002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.037807                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.074504                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.121375                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.123779                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.058228                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.075266                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.121703                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.094058                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.123155                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999912                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3026                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4055                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5444                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2865                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3019                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4996                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4188                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         5435                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33037                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11279                       # number of Writeback hits
system.l2.Writeback_hits::total                 11279                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    95                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3041                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4061                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2877                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3034                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5010                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4203                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         5444                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33132                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3041                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4061                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5453                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2877                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3034                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5010                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4203                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         5444                       # number of overall hits
system.l2.overall_hits::total                   33132                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1010                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1447                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2550                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          869                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1019                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2123                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1470                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2548                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13321                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1447                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2550                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          869                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1019                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1473                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2548                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13324                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1010                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1447                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2550                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          869                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1019                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2123                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1473                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2548                       # number of overall misses
system.l2.overall_misses::total                 13324                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5992283                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    152650598                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3959547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    219962372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5287013                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    387203310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6068118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    131677438                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5721682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    154963896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5372124                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    321061294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5159692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    221917457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5333708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    387321983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2019652515                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       405442                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        405442                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5992283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    152650598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3959547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    219962372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5287013                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    387203310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6068118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    131677438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5721682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    154963896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5372124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    321061294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5159692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    222322899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5333708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    387321983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2020057957                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5992283                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    152650598                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3959547                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    219962372                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5287013                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    387203310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6068118                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    131677438                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5721682                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    154963896                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5372124                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    321061294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5159692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    222322899                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5333708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    387321983                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2020057957                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4036                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7994                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7119                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         7983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               46358                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11279                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11279                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                98                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4051                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5508                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         8003                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3746                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7133                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         7992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46456                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4051                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5508                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         8003                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3746                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7133                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         7992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46456                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.250248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.262995                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.318989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.232726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.252353                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.298216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.259809                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.319178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.287351                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030612                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.249321                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.262709                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.318631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.231981                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.251419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.297631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.259514                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.318819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.286809                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.249321                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.262709                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.318631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.231981                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.251419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.297631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.259514                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.318819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.286809                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153648.282051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151139.205941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146649.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152012.696614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151057.514286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151844.435294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151702.950000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151527.546605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150570.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152074.480864                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149225.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151230.001884                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151755.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150964.256463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148158.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152010.197410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151614.181743                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 135147.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135147.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153648.282051                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151139.205941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146649.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152012.696614                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151057.514286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151844.435294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151702.950000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151527.546605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150570.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152074.480864                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149225.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151230.001884                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151755.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150932.042770                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148158.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152010.197410                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151610.474107                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153648.282051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151139.205941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146649.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152012.696614                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151057.514286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151844.435294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151702.950000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151527.546605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150570.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152074.480864                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149225.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151230.001884                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151755.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150932.042770                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148158.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152010.197410                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151610.474107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4353                       # number of writebacks
system.l2.writebacks::total                      4353                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1010                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1447                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          869                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1019                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1470                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2548                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13321                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13324                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13324                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3721174                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     93828791                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2386617                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    135658903                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3250373                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    238688328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3735495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     81063011                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3512833                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     95621274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3276669                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    197383841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3177832                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    136289305                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3235913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    238937628                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1243767987                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       230456                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       230456                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3721174                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     93828791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2386617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    135658903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3250373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    238688328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3735495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     81063011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3512833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     95621274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3276669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    197383841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3177832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    136519761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3235913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    238937628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1243998443                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3721174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     93828791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2386617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    135658903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3250373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    238688328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3735495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     81063011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3512833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     95621274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3276669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    197383841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3177832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    136519761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3235913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    238937628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1243998443                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.262995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.318989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.232726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.252353                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.298216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.259809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.319178                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.287351                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030612                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.249321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.262709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.318631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.231981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.251419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.297631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.259514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.318819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.286809                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.249321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.262709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.318631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.231981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.251419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.297631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.259514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.318819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.286809                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95414.717949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92899.793069                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88393.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93751.833449                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92867.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93603.265882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93387.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93283.096663                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92442.973684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93838.345437                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91018.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92974.018370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93465.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92713.812925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 89886.472222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93774.579278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93368.965318                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 76818.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76818.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95414.717949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92899.793069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 88393.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93751.833449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92867.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93603.265882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93387.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93283.096663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92442.973684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93838.345437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91018.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92974.018370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93465.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92681.439919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 89886.472222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93774.579278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93365.238892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95414.717949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92899.793069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 88393.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93751.833449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92867.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93603.265882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93387.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93283.096663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92442.973684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93838.345437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91018.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92974.018370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93465.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92681.439919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 89886.472222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93774.579278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93365.238892                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               507.384936                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230336                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1944136.574757                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    32.384936                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.051899                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.813117                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222240                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222240                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222240                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222240                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222240                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222240                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7675620                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7675620                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7675620                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7675620                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7675620                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7675620                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222287                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222287                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222287                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222287                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222287                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222287                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163311.063830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163311.063830                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163311.063830                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163311.063830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163311.063830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163311.063830                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6491420                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6491420                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6491420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6491420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6491420                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6491420                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162285.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162285.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162285.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162285.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162285.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162285.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4051                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152643962                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4307                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35440.901323                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.919139                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.080861                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       840332                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         840332                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705703                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705703                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1836                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1836                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1698                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1546035                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1546035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1546035                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1546035                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12920                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12920                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13007                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13007                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13007                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13007                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1424304260                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1424304260                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6806032                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6806032                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1431110292                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1431110292                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1431110292                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1431110292                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       853252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       853252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1559042                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1559042                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1559042                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1559042                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015142                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015142                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000123                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008343                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008343                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008343                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008343                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110240.267802                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110240.267802                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78230.252874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78230.252874                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110026.162220                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110026.162220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110026.162220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110026.162220                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          885                       # number of writebacks
system.cpu0.dcache.writebacks::total              885                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8884                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8956                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8956                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8956                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4036                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4036                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4051                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4051                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    361897215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    361897215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       985192                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       985192                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    362882407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    362882407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    362882407                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    362882407                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004730                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004730                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89667.298067                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89667.298067                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65679.466667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65679.466667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89578.476179                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89578.476179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89578.476179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89578.476179                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               550.741641                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921366171                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1660119.227027                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.573486                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.168155                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039381                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.882599                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1221139                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1221139                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1221139                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1221139                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1221139                       # number of overall hits
system.cpu1.icache.overall_hits::total        1221139                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.cpu1.icache.overall_misses::total           34                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5002441                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5002441                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5002441                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5002441                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5002441                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5002441                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1221173                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1221173                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1221173                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1221173                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1221173                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1221173                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147130.617647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147130.617647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147130.617647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147130.617647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147130.617647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147130.617647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4308753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4308753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4308753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4308753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4308753                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4308753                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153884.035714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153884.035714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153884.035714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153884.035714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153884.035714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153884.035714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5508                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205505577                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5764                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35653.292332                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   194.294619                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    61.705381                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.758963                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.241037                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1812213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1812213                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       333973                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        333973                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          788                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          788                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          783                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2146186                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2146186                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2146186                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2146186                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18476                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18476                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18506                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18506                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18506                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18506                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1860703030                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1860703030                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2566421                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2566421                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1863269451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1863269451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1863269451                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1863269451                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1830689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1830689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       334003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       334003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2164692                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2164692                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2164692                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2164692                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010092                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010092                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008549                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008549                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008549                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008549                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100709.191925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100709.191925                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85547.366667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85547.366667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100684.613152                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100684.613152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100684.613152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100684.613152                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          720                       # number of writebacks
system.cpu1.dcache.writebacks::total              720                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12974                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12974                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12998                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12998                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12998                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5502                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5508                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5508                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    502614086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    502614086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    502998686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    502998686                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    502998686                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    502998686                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003005                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003005                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002544                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002544                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002544                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002544                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91351.160669                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91351.160669                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91321.475309                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91321.475309                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91321.475309                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91321.475309                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               573.430894                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1032148130                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1782639.257340                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.538088                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.892807                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050542                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868418                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.918960                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1191365                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1191365                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1191365                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1191365                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1191365                       # number of overall hits
system.cpu2.icache.overall_hits::total        1191365                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7555835                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7555835                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7555835                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7555835                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7555835                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7555835                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1191414                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1191414                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1191414                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1191414                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1191414                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1191414                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154200.714286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154200.714286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154200.714286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154200.714286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154200.714286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154200.714286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5848851                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5848851                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5848851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5848851                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5848851                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5848851                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162468.083333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162468.083333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162468.083333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162468.083333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162468.083333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162468.083333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  8003                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               406958696                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8259                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              49274.572709                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   110.986316                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   145.013684                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433540                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566460                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3113980                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3113980                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1704569                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1704569                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          837                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          837                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          834                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4818549                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4818549                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4818549                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4818549                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        28205                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        28205                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           28                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        28233                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         28233                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        28233                       # number of overall misses
system.cpu2.dcache.overall_misses::total        28233                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3059326071                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3059326071                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2336704                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2336704                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3061662775                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3061662775                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3061662775                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3061662775                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3142185                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3142185                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1704597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1704597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4846782                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4846782                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4846782                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4846782                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008976                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008976                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005825                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005825                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005825                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005825                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108467.508279                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108467.508279                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83453.714286                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83453.714286                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108442.700917                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108442.700917                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108442.700917                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108442.700917                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2193                       # number of writebacks
system.cpu2.dcache.writebacks::total             2193                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        20211                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        20211                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           19                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        20230                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        20230                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        20230                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        20230                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7994                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7994                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8003                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8003                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8003                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    789513504                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    789513504                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       616719                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       616719                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    790130223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    790130223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    790130223                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    790130223                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001651                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001651                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98763.260445                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98763.260445                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68524.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68524.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98729.254405                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98729.254405                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98729.254405                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98729.254405                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               489.024843                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004328162                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2020781.010060                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.024843                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054527                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.783694                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1228722                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1228722                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1228722                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1228722                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1228722                       # number of overall hits
system.cpu3.icache.overall_hits::total        1228722                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8290929                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8290929                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8290929                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8290929                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8290929                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8290929                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1228775                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1228775                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1228775                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1228775                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1228775                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1228775                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156432.622642                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156432.622642                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156432.622642                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156432.622642                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156432.622642                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156432.622642                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6589101                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6589101                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6589101                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6589101                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6589101                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6589101                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156883.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156883.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156883.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156883.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156883.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156883.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3746                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148944866                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4002                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              37217.607696                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   219.369300                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    36.630700                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.856911                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.143089                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       978612                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         978612                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       726489                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        726489                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1920                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1920                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1764                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1764                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1705101                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1705101                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1705101                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1705101                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9558                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9558                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           64                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9622                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9622                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9622                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9622                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    936403200                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    936403200                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4542397                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4542397                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    940945597                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    940945597                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    940945597                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    940945597                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       988170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       988170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       726553                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       726553                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1714723                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1714723                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1714723                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1714723                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009672                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009672                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000088                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000088                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005611                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005611                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005611                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005611                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97970.621469                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97970.621469                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70974.953125                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70974.953125                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97791.061837                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97791.061837                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97791.061837                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97791.061837                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          860                       # number of writebacks
system.cpu3.dcache.writebacks::total              860                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5824                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5824                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           52                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5876                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5876                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5876                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5876                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3734                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3734                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3746                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3746                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3746                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3746                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    329091927                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    329091927                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       815131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       815131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    329907058                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    329907058                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    329907058                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    329907058                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003779                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003779                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88133.885110                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88133.885110                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67927.583333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67927.583333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88069.155900                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88069.155900                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88069.155900                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88069.155900                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               506.478990                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001230148                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1947918.575875                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.478990                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.050447                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.811665                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1222052                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1222052                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1222052                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1222052                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1222052                       # number of overall hits
system.cpu4.icache.overall_hits::total        1222052                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7526757                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7526757                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7526757                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7526757                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7526757                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7526757                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1222101                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1222101                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1222101                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1222101                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1222101                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1222101                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153607.285714                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153607.285714                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153607.285714                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153607.285714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153607.285714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153607.285714                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6150998                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6150998                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6150998                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6150998                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6150998                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6150998                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157717.897436                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157717.897436                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157717.897436                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157717.897436                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157717.897436                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157717.897436                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4053                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152644295                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4309                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35424.528893                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   220.930527                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    35.069473                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.863010                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.136990                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       840383                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         840383                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       705994                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        705994                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1828                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1828                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1697                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1546377                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1546377                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1546377                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1546377                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12941                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12941                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           86                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13027                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13027                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13027                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13027                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1424210040                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1424210040                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7229968                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7229968                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1431440008                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1431440008                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1431440008                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1431440008                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       853324                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       853324                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       706080                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       706080                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1559404                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1559404                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1559404                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1559404                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015165                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015165                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008354                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008354                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008354                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008354                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110054.094738                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110054.094738                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84069.395349                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84069.395349                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109882.552238                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109882.552238                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109882.552238                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109882.552238                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          869                       # number of writebacks
system.cpu4.dcache.writebacks::total              869                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8903                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8903                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           71                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8974                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8974                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8974                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8974                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4038                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4038                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4053                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4053                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4053                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4053                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    364139450                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    364139450                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       988319                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       988319                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    365127769                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    365127769                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    365127769                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    365127769                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002599                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002599                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90178.169886                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90178.169886                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65887.933333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65887.933333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90088.272638                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90088.272638                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90088.272638                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90088.272638                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               521.593067                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1006994105                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1910804.753321                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.593067                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050630                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.835886                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1218780                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1218780                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1218780                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1218780                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1218780                       # number of overall hits
system.cpu5.icache.overall_hits::total        1218780                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6968544                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6968544                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6968544                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6968544                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6968544                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6968544                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1218825                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1218825                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1218825                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1218825                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1218825                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1218825                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000037                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154856.533333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154856.533333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154856.533333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154856.533333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154856.533333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154856.533333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5821589                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5821589                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5821589                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5821589                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5821589                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5821589                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157340.243243                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157340.243243                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157340.243243                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157340.243243                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157340.243243                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157340.243243                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7133                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167408415                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7389                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22656.437272                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.421840                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.578160                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.888367                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.111633                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       844330                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         844330                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       698290                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        698290                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1935                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1935                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1628                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1628                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1542620                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1542620                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1542620                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1542620                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18254                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18254                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           78                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18332                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18332                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18332                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18332                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1992631123                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1992631123                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6102039                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6102039                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1998733162                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1998733162                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1998733162                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1998733162                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       862584                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       862584                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       698368                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       698368                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1628                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1560952                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1560952                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1560952                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1560952                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021162                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021162                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000112                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000112                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011744                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011744                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011744                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011744                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109161.341240                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109161.341240                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 78231.269231                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 78231.269231                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109029.738272                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109029.738272                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109029.738272                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109029.738272                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1314                       # number of writebacks
system.cpu5.dcache.writebacks::total             1314                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11134                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11134                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           64                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11198                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11198                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11198                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11198                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7120                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7120                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7134                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7134                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7134                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7134                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    672565787                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    672565787                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       897400                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       897400                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    673463187                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    673463187                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    673463187                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    673463187                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008254                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008254                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004570                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004570                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004570                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004570                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94461.486938                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94461.486938                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 94401.904542                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 94401.904542                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 94401.904542                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 94401.904542                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               510.955823                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1002528162                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1939126.038685                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.955823                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.046404                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.818839                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1204011                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1204011                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1204011                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1204011                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1204011                       # number of overall hits
system.cpu6.icache.overall_hits::total        1204011                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6904786                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6904786                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6904786                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6904786                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6904786                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6904786                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1204056                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1204056                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1204056                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1204056                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1204056                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1204056                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153439.688889                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153439.688889                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153439.688889                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153439.688889                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153439.688889                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153439.688889                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5537851                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5537851                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5537851                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5537851                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5537851                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5537851                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158224.314286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158224.314286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158224.314286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158224.314286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158224.314286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158224.314286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5676                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158556821                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5932                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26729.066251                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.949967                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.050033                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.886523                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.113477                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       849085                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         849085                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       716367                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        716367                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1684                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1645                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1565452                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1565452                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1565452                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1565452                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19569                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19569                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          487                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        20056                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         20056                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        20056                       # number of overall misses
system.cpu6.dcache.overall_misses::total        20056                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2283301904                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2283301904                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     56889623                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     56889623                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2340191527                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2340191527                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2340191527                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2340191527                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       868654                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       868654                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       716854                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       716854                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1585508                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1585508                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1585508                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1585508                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022528                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022528                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000679                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000679                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012650                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012650                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012650                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012650                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 116679.539271                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 116679.539271                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 116816.474333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 116816.474333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 116682.864330                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 116682.864330                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 116682.864330                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 116682.864330                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2251                       # number of writebacks
system.cpu6.dcache.writebacks::total             2251                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13911                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13911                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          469                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          469                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14380                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14380                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14380                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14380                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5658                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5658                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5676                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5676                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5676                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5676                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    514113822                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    514113822                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1403180                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1403180                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    515517002                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    515517002                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    515517002                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    515517002                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006514                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003580                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003580                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003580                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003580                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90864.938494                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 90864.938494                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 77954.444444                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 77954.444444                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 90823.996124                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 90823.996124                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 90823.996124                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 90823.996124                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               575.120005                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1032147849                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1779565.256897                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.999320                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.120685                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054486                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867181                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.921667                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1191084                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1191084                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1191084                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1191084                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1191084                       # number of overall hits
system.cpu7.icache.overall_hits::total        1191084                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7307144                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7307144                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7307144                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7307144                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7307144                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7307144                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1191131                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1191131                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1191131                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1191131                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1191131                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1191131                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155471.148936                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155471.148936                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155471.148936                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155471.148936                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155471.148936                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155471.148936                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6026695                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6026695                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6026695                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6026695                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6026695                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6026695                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 162883.648649                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 162883.648649                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 162883.648649                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 162883.648649                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 162883.648649                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 162883.648649                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7992                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               406957980                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  8248                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              49340.201261                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   110.948977                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   145.051023                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433394                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566606                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3113489                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3113489                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1704343                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1704343                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          838                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          838                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          834                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4817832                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4817832                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4817832                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4817832                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        28115                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        28115                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           29                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        28144                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         28144                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        28144                       # number of overall misses
system.cpu7.dcache.overall_misses::total        28144                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   3051846772                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3051846772                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2331467                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2331467                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   3054178239                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3054178239                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   3054178239                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3054178239                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3141604                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3141604                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1704372                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1704372                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4845976                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4845976                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4845976                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4845976                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008949                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008949                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000017                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005808                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005808                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005808                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005808                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108548.702543                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108548.702543                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80395.413793                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80395.413793                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108519.692972                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108519.692972                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108519.692972                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108519.692972                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2187                       # number of writebacks
system.cpu7.dcache.writebacks::total             2187                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        20132                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        20132                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           20                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        20152                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        20152                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        20152                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        20152                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7983                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7983                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7992                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7992                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7992                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7992                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    788391902                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    788391902                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       614175                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       614175                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    789006077                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    789006077                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    789006077                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    789006077                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001649                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001649                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 98758.850307                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 98758.850307                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68241.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68241.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 98724.484109                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 98724.484109                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 98724.484109                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 98724.484109                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
