
PWR_SHUTDOWN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d14  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  08005dd4  08005dd4  00006dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fb0  08005fb0  00007070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005fb0  08005fb0  00006fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fb8  08005fb8  00007070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fb8  08005fb8  00006fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fbc  08005fbc  00006fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08005fc0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  20000070  08006030  00007070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  08006030  00007380  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007070  2**0
                  CONTENTS, READONLY
 12 .debug_line   00013020  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000cf  00000000  00000000  0001a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00011aa6  00000000  00000000  0001a187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002770  00000000  00000000  0002bc2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000e10  00000000  00000000  0002e3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ab48a  00000000  00000000  0002f1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000ae6  00000000  00000000  000da63a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0001aa39  00000000  00000000  000db120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f5b59  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003704  00000000  00000000  000f5b9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005dbc 	.word	0x08005dbc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08005dbc 	.word	0x08005dbc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	@ (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	@ (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f806 	bl	8000458 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__udivmoddi4>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	4657      	mov	r7, sl
 800045c:	464e      	mov	r6, r9
 800045e:	4645      	mov	r5, r8
 8000460:	46de      	mov	lr, fp
 8000462:	b5e0      	push	{r5, r6, r7, lr}
 8000464:	0004      	movs	r4, r0
 8000466:	000d      	movs	r5, r1
 8000468:	4692      	mov	sl, r2
 800046a:	4699      	mov	r9, r3
 800046c:	b083      	sub	sp, #12
 800046e:	428b      	cmp	r3, r1
 8000470:	d830      	bhi.n	80004d4 <__udivmoddi4+0x7c>
 8000472:	d02d      	beq.n	80004d0 <__udivmoddi4+0x78>
 8000474:	4649      	mov	r1, r9
 8000476:	4650      	mov	r0, sl
 8000478:	f000 f8ba 	bl	80005f0 <__clzdi2>
 800047c:	0029      	movs	r1, r5
 800047e:	0006      	movs	r6, r0
 8000480:	0020      	movs	r0, r4
 8000482:	f000 f8b5 	bl	80005f0 <__clzdi2>
 8000486:	1a33      	subs	r3, r6, r0
 8000488:	4698      	mov	r8, r3
 800048a:	3b20      	subs	r3, #32
 800048c:	d434      	bmi.n	80004f8 <__udivmoddi4+0xa0>
 800048e:	469b      	mov	fp, r3
 8000490:	4653      	mov	r3, sl
 8000492:	465a      	mov	r2, fp
 8000494:	4093      	lsls	r3, r2
 8000496:	4642      	mov	r2, r8
 8000498:	001f      	movs	r7, r3
 800049a:	4653      	mov	r3, sl
 800049c:	4093      	lsls	r3, r2
 800049e:	001e      	movs	r6, r3
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d83b      	bhi.n	800051c <__udivmoddi4+0xc4>
 80004a4:	42af      	cmp	r7, r5
 80004a6:	d100      	bne.n	80004aa <__udivmoddi4+0x52>
 80004a8:	e079      	b.n	800059e <__udivmoddi4+0x146>
 80004aa:	465b      	mov	r3, fp
 80004ac:	1ba4      	subs	r4, r4, r6
 80004ae:	41bd      	sbcs	r5, r7
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	da00      	bge.n	80004b6 <__udivmoddi4+0x5e>
 80004b4:	e076      	b.n	80005a4 <__udivmoddi4+0x14c>
 80004b6:	2200      	movs	r2, #0
 80004b8:	2300      	movs	r3, #0
 80004ba:	9200      	str	r2, [sp, #0]
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2301      	movs	r3, #1
 80004c0:	465a      	mov	r2, fp
 80004c2:	4093      	lsls	r3, r2
 80004c4:	9301      	str	r3, [sp, #4]
 80004c6:	2301      	movs	r3, #1
 80004c8:	4642      	mov	r2, r8
 80004ca:	4093      	lsls	r3, r2
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	e029      	b.n	8000524 <__udivmoddi4+0xcc>
 80004d0:	4282      	cmp	r2, r0
 80004d2:	d9cf      	bls.n	8000474 <__udivmoddi4+0x1c>
 80004d4:	2200      	movs	r2, #0
 80004d6:	2300      	movs	r3, #0
 80004d8:	9200      	str	r2, [sp, #0]
 80004da:	9301      	str	r3, [sp, #4]
 80004dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <__udivmoddi4+0x8e>
 80004e2:	601c      	str	r4, [r3, #0]
 80004e4:	605d      	str	r5, [r3, #4]
 80004e6:	9800      	ldr	r0, [sp, #0]
 80004e8:	9901      	ldr	r1, [sp, #4]
 80004ea:	b003      	add	sp, #12
 80004ec:	bcf0      	pop	{r4, r5, r6, r7}
 80004ee:	46bb      	mov	fp, r7
 80004f0:	46b2      	mov	sl, r6
 80004f2:	46a9      	mov	r9, r5
 80004f4:	46a0      	mov	r8, r4
 80004f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f8:	4642      	mov	r2, r8
 80004fa:	469b      	mov	fp, r3
 80004fc:	2320      	movs	r3, #32
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	4652      	mov	r2, sl
 8000502:	40da      	lsrs	r2, r3
 8000504:	4641      	mov	r1, r8
 8000506:	0013      	movs	r3, r2
 8000508:	464a      	mov	r2, r9
 800050a:	408a      	lsls	r2, r1
 800050c:	0017      	movs	r7, r2
 800050e:	4642      	mov	r2, r8
 8000510:	431f      	orrs	r7, r3
 8000512:	4653      	mov	r3, sl
 8000514:	4093      	lsls	r3, r2
 8000516:	001e      	movs	r6, r3
 8000518:	42af      	cmp	r7, r5
 800051a:	d9c3      	bls.n	80004a4 <__udivmoddi4+0x4c>
 800051c:	2200      	movs	r2, #0
 800051e:	2300      	movs	r3, #0
 8000520:	9200      	str	r2, [sp, #0]
 8000522:	9301      	str	r3, [sp, #4]
 8000524:	4643      	mov	r3, r8
 8000526:	2b00      	cmp	r3, #0
 8000528:	d0d8      	beq.n	80004dc <__udivmoddi4+0x84>
 800052a:	07fb      	lsls	r3, r7, #31
 800052c:	0872      	lsrs	r2, r6, #1
 800052e:	431a      	orrs	r2, r3
 8000530:	4646      	mov	r6, r8
 8000532:	087b      	lsrs	r3, r7, #1
 8000534:	e00e      	b.n	8000554 <__udivmoddi4+0xfc>
 8000536:	42ab      	cmp	r3, r5
 8000538:	d101      	bne.n	800053e <__udivmoddi4+0xe6>
 800053a:	42a2      	cmp	r2, r4
 800053c:	d80c      	bhi.n	8000558 <__udivmoddi4+0x100>
 800053e:	1aa4      	subs	r4, r4, r2
 8000540:	419d      	sbcs	r5, r3
 8000542:	2001      	movs	r0, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2100      	movs	r1, #0
 800054a:	3e01      	subs	r6, #1
 800054c:	1824      	adds	r4, r4, r0
 800054e:	414d      	adcs	r5, r1
 8000550:	2e00      	cmp	r6, #0
 8000552:	d006      	beq.n	8000562 <__udivmoddi4+0x10a>
 8000554:	42ab      	cmp	r3, r5
 8000556:	d9ee      	bls.n	8000536 <__udivmoddi4+0xde>
 8000558:	3e01      	subs	r6, #1
 800055a:	1924      	adds	r4, r4, r4
 800055c:	416d      	adcs	r5, r5
 800055e:	2e00      	cmp	r6, #0
 8000560:	d1f8      	bne.n	8000554 <__udivmoddi4+0xfc>
 8000562:	9800      	ldr	r0, [sp, #0]
 8000564:	9901      	ldr	r1, [sp, #4]
 8000566:	465b      	mov	r3, fp
 8000568:	1900      	adds	r0, r0, r4
 800056a:	4169      	adcs	r1, r5
 800056c:	2b00      	cmp	r3, #0
 800056e:	db24      	blt.n	80005ba <__udivmoddi4+0x162>
 8000570:	002b      	movs	r3, r5
 8000572:	465a      	mov	r2, fp
 8000574:	4644      	mov	r4, r8
 8000576:	40d3      	lsrs	r3, r2
 8000578:	002a      	movs	r2, r5
 800057a:	40e2      	lsrs	r2, r4
 800057c:	001c      	movs	r4, r3
 800057e:	465b      	mov	r3, fp
 8000580:	0015      	movs	r5, r2
 8000582:	2b00      	cmp	r3, #0
 8000584:	db2a      	blt.n	80005dc <__udivmoddi4+0x184>
 8000586:	0026      	movs	r6, r4
 8000588:	409e      	lsls	r6, r3
 800058a:	0033      	movs	r3, r6
 800058c:	0026      	movs	r6, r4
 800058e:	4647      	mov	r7, r8
 8000590:	40be      	lsls	r6, r7
 8000592:	0032      	movs	r2, r6
 8000594:	1a80      	subs	r0, r0, r2
 8000596:	4199      	sbcs	r1, r3
 8000598:	9000      	str	r0, [sp, #0]
 800059a:	9101      	str	r1, [sp, #4]
 800059c:	e79e      	b.n	80004dc <__udivmoddi4+0x84>
 800059e:	42a3      	cmp	r3, r4
 80005a0:	d8bc      	bhi.n	800051c <__udivmoddi4+0xc4>
 80005a2:	e782      	b.n	80004aa <__udivmoddi4+0x52>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	2100      	movs	r1, #0
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	2200      	movs	r2, #0
 80005ae:	9100      	str	r1, [sp, #0]
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	2201      	movs	r2, #1
 80005b4:	40da      	lsrs	r2, r3
 80005b6:	9201      	str	r2, [sp, #4]
 80005b8:	e785      	b.n	80004c6 <__udivmoddi4+0x6e>
 80005ba:	4642      	mov	r2, r8
 80005bc:	2320      	movs	r3, #32
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	002a      	movs	r2, r5
 80005c2:	4646      	mov	r6, r8
 80005c4:	409a      	lsls	r2, r3
 80005c6:	0023      	movs	r3, r4
 80005c8:	40f3      	lsrs	r3, r6
 80005ca:	4644      	mov	r4, r8
 80005cc:	4313      	orrs	r3, r2
 80005ce:	002a      	movs	r2, r5
 80005d0:	40e2      	lsrs	r2, r4
 80005d2:	001c      	movs	r4, r3
 80005d4:	465b      	mov	r3, fp
 80005d6:	0015      	movs	r5, r2
 80005d8:	2b00      	cmp	r3, #0
 80005da:	dad4      	bge.n	8000586 <__udivmoddi4+0x12e>
 80005dc:	4642      	mov	r2, r8
 80005de:	002f      	movs	r7, r5
 80005e0:	2320      	movs	r3, #32
 80005e2:	0026      	movs	r6, r4
 80005e4:	4097      	lsls	r7, r2
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	40de      	lsrs	r6, r3
 80005ea:	003b      	movs	r3, r7
 80005ec:	4333      	orrs	r3, r6
 80005ee:	e7cd      	b.n	800058c <__udivmoddi4+0x134>

080005f0 <__clzdi2>:
 80005f0:	b510      	push	{r4, lr}
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d103      	bne.n	80005fe <__clzdi2+0xe>
 80005f6:	f000 f807 	bl	8000608 <__clzsi2>
 80005fa:	3020      	adds	r0, #32
 80005fc:	e002      	b.n	8000604 <__clzdi2+0x14>
 80005fe:	0008      	movs	r0, r1
 8000600:	f000 f802 	bl	8000608 <__clzsi2>
 8000604:	bd10      	pop	{r4, pc}
 8000606:	46c0      	nop			@ (mov r8, r8)

08000608 <__clzsi2>:
 8000608:	211c      	movs	r1, #28
 800060a:	2301      	movs	r3, #1
 800060c:	041b      	lsls	r3, r3, #16
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0xe>
 8000612:	0c00      	lsrs	r0, r0, #16
 8000614:	3910      	subs	r1, #16
 8000616:	0a1b      	lsrs	r3, r3, #8
 8000618:	4298      	cmp	r0, r3
 800061a:	d301      	bcc.n	8000620 <__clzsi2+0x18>
 800061c:	0a00      	lsrs	r0, r0, #8
 800061e:	3908      	subs	r1, #8
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	4298      	cmp	r0, r3
 8000624:	d301      	bcc.n	800062a <__clzsi2+0x22>
 8000626:	0900      	lsrs	r0, r0, #4
 8000628:	3904      	subs	r1, #4
 800062a:	a202      	add	r2, pc, #8	@ (adr r2, 8000634 <__clzsi2+0x2c>)
 800062c:	5c10      	ldrb	r0, [r2, r0]
 800062e:	1840      	adds	r0, r0, r1
 8000630:	4770      	bx	lr
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	02020304 	.word	0x02020304
 8000638:	01010101 	.word	0x01010101
	...

08000644 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000644:	480d      	ldr	r0, [pc, #52]	@ (800067c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000646:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000648:	f001 f82e 	bl	80016a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800064c:	480c      	ldr	r0, [pc, #48]	@ (8000680 <LoopForever+0x6>)
  ldr r1, =_edata
 800064e:	490d      	ldr	r1, [pc, #52]	@ (8000684 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000650:	4a0d      	ldr	r2, [pc, #52]	@ (8000688 <LoopForever+0xe>)
  movs r3, #0
 8000652:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000654:	e002      	b.n	800065c <LoopCopyDataInit>

08000656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800065a:	3304      	adds	r3, #4

0800065c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800065c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800065e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000660:	d3f9      	bcc.n	8000656 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000662:	4a0a      	ldr	r2, [pc, #40]	@ (800068c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000664:	4c0a      	ldr	r4, [pc, #40]	@ (8000690 <LoopForever+0x16>)
  movs r3, #0
 8000666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000668:	e001      	b.n	800066e <LoopFillZerobss>

0800066a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800066a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800066c:	3204      	adds	r2, #4

0800066e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800066e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000670:	d3fb      	bcc.n	800066a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000672:	f004 ff37 	bl	80054e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000676:	f000 f8b3 	bl	80007e0 <main>

0800067a <LoopForever>:

LoopForever:
  b LoopForever
 800067a:	e7fe      	b.n	800067a <LoopForever>
  ldr   r0, =_estack
 800067c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000684:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000688:	08005fc0 	.word	0x08005fc0
  ldr r2, =_sbss
 800068c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000690:	20000380 	.word	0x20000380

08000694 <ADC_COMP1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000694:	e7fe      	b.n	8000694 <ADC_COMP1_IRQHandler>

08000696 <LL_LPTIM_Enable>:
  * @rmtoll CR           ENABLE        LL_LPTIM_Enable
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_Enable(LPTIM_TypeDef *LPTIMx)
{
 8000696:	b580      	push	{r7, lr}
 8000698:	b082      	sub	sp, #8
 800069a:	af00      	add	r7, sp, #0
 800069c:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	691b      	ldr	r3, [r3, #16]
 80006a2:	2201      	movs	r2, #1
 80006a4:	431a      	orrs	r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	611a      	str	r2, [r3, #16]
}
 80006aa:	46c0      	nop			@ (mov r8, r8)
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b002      	add	sp, #8
 80006b0:	bd80      	pop	{r7, pc}

080006b2 <LL_LPTIM_StartCounter>:
  *         @arg @ref LL_LPTIM_OPERATING_MODE_CONTINUOUS
  *         @arg @ref LL_LPTIM_OPERATING_MODE_ONESHOT
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_StartCounter(LPTIM_TypeDef *LPTIMx, uint32_t OperatingMode)
{
 80006b2:	b580      	push	{r7, lr}
 80006b4:	b082      	sub	sp, #8
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	6078      	str	r0, [r7, #4]
 80006ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	691b      	ldr	r3, [r3, #16]
 80006c0:	2206      	movs	r2, #6
 80006c2:	4393      	bics	r3, r2
 80006c4:	001a      	movs	r2, r3
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	431a      	orrs	r2, r3
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	611a      	str	r2, [r3, #16]
}
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b002      	add	sp, #8
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <LL_LPTIM_SetAutoReload>:
  * @param  LPTIMx Low-Power Timer instance
  * @param  AutoReload Value between Min_Data=0x0001 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetAutoReload(LPTIM_TypeDef *LPTIMx, uint32_t AutoReload)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b082      	sub	sp, #8
 80006da:	af00      	add	r7, sp, #0
 80006dc:	6078      	str	r0, [r7, #4]
 80006de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	0c1b      	lsrs	r3, r3, #16
 80006e6:	041a      	lsls	r2, r3, #16
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	431a      	orrs	r2, r3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	619a      	str	r2, [r3, #24]
}
 80006f0:	46c0      	nop			@ (mov r8, r8)
 80006f2:	46bd      	mov	sp, r7
 80006f4:	b002      	add	sp, #8
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <LL_LPTIM_OC_SetCompareCH1>:
  * @param  LPTIMx Low-Power Timer instance
  * @param  CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_OC_SetCompareCH1(LPTIM_TypeDef *LPTIMx, uint32_t CompareValue)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CCR1, LPTIM_CCR1_CCR1, CompareValue);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	695b      	ldr	r3, [r3, #20]
 8000706:	0c1b      	lsrs	r3, r3, #16
 8000708:	041a      	lsls	r2, r3, #16
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	431a      	orrs	r2, r3
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	615a      	str	r2, [r3, #20]
}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	b002      	add	sp, #8
 8000718:	bd80      	pop	{r7, pc}

0800071a <LL_LPTIM_OC_GetCompareCH1>:
  * @rmtoll CCR1          CCR1           LL_LPTIM_OC_GetCompareCH1
  * @param  LPTIMx Low-Power Timer instance
  * @retval CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_LPTIM_OC_GetCompareCH1(const LPTIM_TypeDef *LPTIMx)
{
 800071a:	b580      	push	{r7, lr}
 800071c:	b082      	sub	sp, #8
 800071e:	af00      	add	r7, sp, #0
 8000720:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(LPTIMx->CCR1, LPTIM_CCR1_CCR1));
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	041b      	lsls	r3, r3, #16
 8000728:	0c1b      	lsrs	r3, r3, #16
}
 800072a:	0018      	movs	r0, r3
 800072c:	46bd      	mov	sp, r7
 800072e:	b002      	add	sp, #8
 8000730:	bd80      	pop	{r7, pc}

08000732 <LL_LPTIM_GetCounter>:
  * @rmtoll CNT          CNT           LL_LPTIM_GetCounter
  * @param  LPTIMx Low-Power Timer instance
  * @retval Counter value
  */
__STATIC_INLINE uint32_t LL_LPTIM_GetCounter(const LPTIM_TypeDef *LPTIMx)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b082      	sub	sp, #8
 8000736:	af00      	add	r7, sp, #0
 8000738:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(LPTIMx->CNT, LPTIM_CNT_CNT));
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	69db      	ldr	r3, [r3, #28]
 800073e:	041b      	lsls	r3, r3, #16
 8000740:	0c1b      	lsrs	r3, r3, #16
}
 8000742:	0018      	movs	r0, r3
 8000744:	46bd      	mov	sp, r7
 8000746:	b002      	add	sp, #8
 8000748:	bd80      	pop	{r7, pc}

0800074a <LL_LPTIM_SetEncoderMode>:
  *         @arg @ref LL_LPTIM_ENCODER_MODE_FALLING
  *         @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_SetEncoderMode(LPTIM_TypeDef *LPTIMx, uint32_t EncoderMode)
{
 800074a:	b580      	push	{r7, lr}
 800074c:	b082      	sub	sp, #8
 800074e:	af00      	add	r7, sp, #0
 8000750:	6078      	str	r0, [r7, #4]
 8000752:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKPOL, EncoderMode);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	2206      	movs	r2, #6
 800075a:	4393      	bics	r3, r2
 800075c:	001a      	movs	r2, r3
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	431a      	orrs	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	60da      	str	r2, [r3, #12]
}
 8000766:	46c0      	nop			@ (mov r8, r8)
 8000768:	46bd      	mov	sp, r7
 800076a:	b002      	add	sp, #8
 800076c:	bd80      	pop	{r7, pc}

0800076e <LL_LPTIM_EnableEncoderMode>:
  * @rmtoll CFGR         ENC           LL_LPTIM_EnableEncoderMode
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableEncoderMode(LPTIM_TypeDef *LPTIMx)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	b082      	sub	sp, #8
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	68db      	ldr	r3, [r3, #12]
 800077a:	2280      	movs	r2, #128	@ 0x80
 800077c:	0452      	lsls	r2, r2, #17
 800077e:	431a      	orrs	r2, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	60da      	str	r2, [r3, #12]
}
 8000784:	46c0      	nop			@ (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	b002      	add	sp, #8
 800078a:	bd80      	pop	{r7, pc}

0800078c <LL_LPTIM_EnableIT_ARRM>:
  * @rmtoll DIER          ARRMIE        LL_LPTIM_EnableIT_ARRM
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->DIER, LPTIM_DIER_ARRMIE);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	2202      	movs	r2, #2
 800079a:	431a      	orrs	r2, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	609a      	str	r2, [r3, #8]
}
 80007a0:	46c0      	nop			@ (mov r8, r8)
 80007a2:	46bd      	mov	sp, r7
 80007a4:	b002      	add	sp, #8
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <LL_LPTIM_EnableIT_UP>:
  * @rmtoll DIER         UPIE          LL_LPTIM_EnableIT_UP
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_UP(LPTIM_TypeDef *LPTIMx)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->DIER, LPTIM_DIER_UPIE);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	2220      	movs	r2, #32
 80007b6:	431a      	orrs	r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	609a      	str	r2, [r3, #8]
}
 80007bc:	46c0      	nop			@ (mov r8, r8)
 80007be:	46bd      	mov	sp, r7
 80007c0:	b002      	add	sp, #8
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <LL_LPTIM_EnableIT_DOWN>:
  * @rmtoll DIER         DOWNIE        LL_LPTIM_EnableIT_DOWN
  * @param  LPTIMx Low-Power Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_LPTIM_EnableIT_DOWN(LPTIM_TypeDef *LPTIMx)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  SET_BIT(LPTIMx->DIER, LPTIM_DIER_DOWNIE);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	689b      	ldr	r3, [r3, #8]
 80007d0:	2240      	movs	r2, #64	@ 0x40
 80007d2:	431a      	orrs	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	609a      	str	r2, [r3, #8]
}
 80007d8:	46c0      	nop			@ (mov r8, r8)
 80007da:	46bd      	mov	sp, r7
 80007dc:	b002      	add	sp, #8
 80007de:	bd80      	pop	{r7, pc}

080007e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e0:	b590      	push	{r4, r7, lr}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e6:	f000 ff8b 	bl	8001700 <HAL_Init>

  /* USER CODE BEGIN Init */
  pConfig->enableErrorPatternCheck = false; // Initialize to a known state
 80007ea:	4b39      	ldr	r3, [pc, #228]	@ (80008d0 <main+0xf0>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]
  /* Configure LED4 */
  BSP_LED_Init(LED4);
 80007f2:	2000      	movs	r0, #0
 80007f4:	f000 fe20 	bl	8001438 <BSP_LED_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f8:	f000 f87c 	bl	80008f4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  /* User push-button (EXTI_Line13) will be used to wakeup the system from Stop mode */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80007fc:	2101      	movs	r1, #1
 80007fe:	2000      	movs	r0, #0
 8000800:	f000 febe 	bl	8001580 <BSP_PB_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000804:	f000 f98c 	bl	8000b20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000808:	f000 f93c 	bl	8000a84 <MX_USART2_UART_Init>
  MX_LPTIM1_Init();
 800080c:	f000 f8d2 	bl	80009b4 <MX_LPTIM1_Init>
  MX_RTC_Init();
 8000810:	f000 f908 	bl	8000a24 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  /* Enable Power Clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000814:	4b2f      	ldr	r3, [pc, #188]	@ (80008d4 <main+0xf4>)
 8000816:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000818:	4b2e      	ldr	r3, [pc, #184]	@ (80008d4 <main+0xf4>)
 800081a:	2180      	movs	r1, #128	@ 0x80
 800081c:	0549      	lsls	r1, r1, #21
 800081e:	430a      	orrs	r2, r1
 8000820:	659a      	str	r2, [r3, #88]	@ 0x58
 8000822:	4b2c      	ldr	r3, [pc, #176]	@ (80008d4 <main+0xf4>)
 8000824:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000826:	2380      	movs	r3, #128	@ 0x80
 8000828:	055b      	lsls	r3, r3, #21
 800082a:	4013      	ands	r3, r2
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	687b      	ldr	r3, [r7, #4]

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8000830:	4b28      	ldr	r3, [pc, #160]	@ (80008d4 <main+0xf4>)
 8000832:	689a      	ldr	r2, [r3, #8]
 8000834:	4b27      	ldr	r3, [pc, #156]	@ (80008d4 <main+0xf4>)
 8000836:	4928      	ldr	r1, [pc, #160]	@ (80008d8 <main+0xf8>)
 8000838:	400a      	ands	r2, r1
 800083a:	609a      	str	r2, [r3, #8]

  //==========================================================
  TRACSENS_StartCounting();
 800083c:	f000 fa8c 	bl	8000d58 <TRACSENS_StartCounting>
  
	if (HAL_LPTIM_Counter_Start_IT(&hlptim1) != HAL_OK)
 8000840:	4b26      	ldr	r3, [pc, #152]	@ (80008dc <main+0xfc>)
 8000842:	0018      	movs	r0, r3
 8000844:	f001 fc62 	bl	800210c <HAL_LPTIM_Counter_Start_IT>
 8000848:	1e03      	subs	r3, r0, #0
 800084a:	d001      	beq.n	8000850 <main+0x70>
	{
    Error_Handler();
 800084c:	f000 fc5c 	bl	8001108 <Error_Handler>
	}
  
	/* Disable autoreload write complete interrupt */
	__HAL_LPTIM_DISABLE_IT(&hlptim1, LPTIM_IT_ARROK);
 8000850:	4b22      	ldr	r3, [pc, #136]	@ (80008dc <main+0xfc>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	689a      	ldr	r2, [r3, #8]
 8000856:	4b21      	ldr	r3, [pc, #132]	@ (80008dc <main+0xfc>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2110      	movs	r1, #16
 800085c:	438a      	bics	r2, r1
 800085e:	609a      	str	r2, [r3, #8]
  
	uint32_t value = LL_LPTIM_OC_GetCompareCH1(LPTIM1);
 8000860:	4b1f      	ldr	r3, [pc, #124]	@ (80008e0 <main+0x100>)
 8000862:	0018      	movs	r0, r3
 8000864:	f7ff ff59 	bl	800071a <LL_LPTIM_OC_GetCompareCH1>
 8000868:	0003      	movs	r3, r0
 800086a:	60bb      	str	r3, [r7, #8]
  
  UART_Printf("main start %ld\r\n",value);
 800086c:	68ba      	ldr	r2, [r7, #8]
 800086e:	4b1d      	ldr	r3, [pc, #116]	@ (80008e4 <main+0x104>)
 8000870:	0011      	movs	r1, r2
 8000872:	0018      	movs	r0, r3
 8000874:	f000 fc1c 	bl	80010b0 <UART_Printf>
  
  // Initialize the last counter value on startup
  lLastCounterValue = TRACSENS_GetCounter();
 8000878:	f000 f9e8 	bl	8000c4c <TRACSENS_GetCounter>
 800087c:	0002      	movs	r2, r0
 800087e:	4b1a      	ldr	r3, [pc, #104]	@ (80008e8 <main+0x108>)
 8000880:	601a      	str	r2, [r3, #0]
  TRACSENS_DisplayInfo();
 8000882:	f000 f9ad 	bl	8000be0 <TRACSENS_DisplayInfo>
  //==========================================================

  uint8_t index = 0;
 8000886:	230f      	movs	r3, #15
 8000888:	18fb      	adds	r3, r7, r3
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    /* Insert 5 second delay */
    UART_Printf("%d\r\n",index);
 800088e:	240f      	movs	r4, #15
 8000890:	193b      	adds	r3, r7, r4
 8000892:	781a      	ldrb	r2, [r3, #0]
 8000894:	4b15      	ldr	r3, [pc, #84]	@ (80008ec <main+0x10c>)
 8000896:	0011      	movs	r1, r2
 8000898:	0018      	movs	r0, r3
 800089a:	f000 fc09 	bl	80010b0 <UART_Printf>
    index++;
 800089e:	0021      	movs	r1, r4
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	781a      	ldrb	r2, [r3, #0]
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	3201      	adds	r2, #1
 80008a8:	701a      	strb	r2, [r3, #0]
    TRACSENS_DisplayInfo();
 80008aa:	f000 f999 	bl	8000be0 <TRACSENS_DisplayInfo>
    HAL_Delay(3000);
 80008ae:	4b10      	ldr	r3, [pc, #64]	@ (80008f0 <main+0x110>)
 80008b0:	0018      	movs	r0, r3
 80008b2:	f000 ffa3 	bl	80017fc <HAL_Delay>
    /* Turn off LED4 */
    BSP_LED_Off(LED4);
 80008b6:	2000      	movs	r0, #0
 80008b8:	f000 fe1e 	bl	80014f8 <BSP_LED_Off>

  /* Suspend tick */
   HAL_SuspendTick();
 80008bc:	f000 ffc2 	bl	8001844 <HAL_SuspendTick>
   HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80008c0:	2001      	movs	r0, #1
 80008c2:	f002 f8c3 	bl	8002a4c <HAL_PWREx_EnterSTOP2Mode>
    /* ... STOP 1 mode ... */

    /* Re-configure the system clock to 48 MHz based on MSI, enable and
       select PLL as system clock source (PLL is disabled in STOP mode) */

    SYSCLKConfig_STOP();
 80008c6:	f000 fb6b 	bl	8000fa0 <SYSCLKConfig_STOP>
    UART_Printf("%d\r\n",index);
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	e7df      	b.n	800088e <main+0xae>
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	20000000 	.word	0x20000000
 80008d4:	40021000 	.word	0x40021000
 80008d8:	ffff7fff 	.word	0xffff7fff
 80008dc:	2000008c 	.word	0x2000008c
 80008e0:	40007c00 	.word	0x40007c00
 80008e4:	08005dd4 	.word	0x08005dd4
 80008e8:	20000200 	.word	0x20000200
 80008ec:	08005de8 	.word	0x08005de8
 80008f0:	00000bb8 	.word	0x00000bb8

080008f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f4:	b590      	push	{r4, r7, lr}
 80008f6:	b097      	sub	sp, #92	@ 0x5c
 80008f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008fa:	2410      	movs	r4, #16
 80008fc:	193b      	adds	r3, r7, r4
 80008fe:	0018      	movs	r0, r3
 8000900:	2348      	movs	r3, #72	@ 0x48
 8000902:	001a      	movs	r2, r3
 8000904:	2100      	movs	r1, #0
 8000906:	f004 fddf 	bl	80054c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800090a:	003b      	movs	r3, r7
 800090c:	0018      	movs	r0, r3
 800090e:	2310      	movs	r3, #16
 8000910:	001a      	movs	r2, r3
 8000912:	2100      	movs	r1, #0
 8000914:	f004 fdd8 	bl	80054c8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000918:	2380      	movs	r3, #128	@ 0x80
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	0018      	movs	r0, r3
 800091e:	f002 f829 	bl	8002974 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8000922:	0021      	movs	r1, r4
 8000924:	187b      	adds	r3, r7, r1
 8000926:	2218      	movs	r2, #24
 8000928:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800092a:	187b      	adds	r3, r7, r1
 800092c:	2201      	movs	r2, #1
 800092e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000930:	187b      	adds	r3, r7, r1
 8000932:	2201      	movs	r2, #1
 8000934:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000936:	187b      	adds	r3, r7, r1
 8000938:	2200      	movs	r2, #0
 800093a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800093c:	187b      	adds	r3, r7, r1
 800093e:	22b0      	movs	r2, #176	@ 0xb0
 8000940:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000942:	187b      	adds	r3, r7, r1
 8000944:	2202      	movs	r2, #2
 8000946:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000948:	187b      	adds	r3, r7, r1
 800094a:	2201      	movs	r2, #1
 800094c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV8;
 800094e:	187b      	adds	r3, r7, r1
 8000950:	2270      	movs	r2, #112	@ 0x70
 8000952:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000954:	187b      	adds	r3, r7, r1
 8000956:	2210      	movs	r2, #16
 8000958:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800095a:	187b      	adds	r3, r7, r1
 800095c:	2280      	movs	r2, #128	@ 0x80
 800095e:	0292      	lsls	r2, r2, #10
 8000960:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2280      	movs	r2, #128	@ 0x80
 8000966:	0492      	lsls	r2, r2, #18
 8000968:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2280      	movs	r2, #128	@ 0x80
 800096e:	0592      	lsls	r2, r2, #22
 8000970:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000972:	187b      	adds	r3, r7, r1
 8000974:	0018      	movs	r0, r3
 8000976:	f002 f89d 	bl	8002ab4 <HAL_RCC_OscConfig>
 800097a:	1e03      	subs	r3, r0, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800097e:	f000 fbc3 	bl	8001108 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000982:	003b      	movs	r3, r7
 8000984:	2207      	movs	r2, #7
 8000986:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000988:	003b      	movs	r3, r7
 800098a:	2203      	movs	r2, #3
 800098c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800098e:	003b      	movs	r3, r7
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000994:	003b      	movs	r3, r7
 8000996:	2200      	movs	r2, #0
 8000998:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800099a:	003b      	movs	r3, r7
 800099c:	2101      	movs	r1, #1
 800099e:	0018      	movs	r0, r3
 80009a0:	f002 fc6e 	bl	8003280 <HAL_RCC_ClockConfig>
 80009a4:	1e03      	subs	r3, r0, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80009a8:	f000 fbae 	bl	8001108 <Error_Handler>
  }
}
 80009ac:	46c0      	nop			@ (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b017      	add	sp, #92	@ 0x5c
 80009b2:	bd90      	pop	{r4, r7, pc}

080009b4 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80009b8:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009ba:	4a18      	ldr	r2, [pc, #96]	@ (8000a1c <MX_LPTIM1_Init+0x68>)
 80009bc:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80009be:	4b16      	ldr	r3, [pc, #88]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 80009ca:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80009d0:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009d8:	4a11      	ldr	r2, [pc, #68]	@ (8000a20 <MX_LPTIM1_Init+0x6c>)
 80009da:	615a      	str	r2, [r3, #20]
  hlptim1.Init.Period = 65535;
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009de:	4a10      	ldr	r2, [pc, #64]	@ (8000a20 <MX_LPTIM1_Init+0x6c>)
 80009e0:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80009e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009ea:	2280      	movs	r2, #128	@ 0x80
 80009ec:	0412      	lsls	r2, r2, #16
 80009ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim1.Init.RepetitionCounter = 0;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8000a02:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <MX_LPTIM1_Init+0x64>)
 8000a04:	0018      	movs	r0, r3
 8000a06:	f001 fa2d 	bl	8001e64 <HAL_LPTIM_Init>
 8000a0a:	1e03      	subs	r3, r0, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_LPTIM1_Init+0x5e>
  {
    Error_Handler();
 8000a0e:	f000 fb7b 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	2000008c 	.word	0x2000008c
 8000a1c:	40007c00 	.word	0x40007c00
 8000a20:	0000ffff 	.word	0x0000ffff

08000a24 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a28:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a2a:	4a15      	ldr	r2, [pc, #84]	@ (8000a80 <MX_RTC_Init+0x5c>)
 8000a2c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a2e:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000a34:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a36:	227f      	movs	r2, #127	@ 0x7f
 8000a38:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000a3a:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a3c:	22ff      	movs	r2, #255	@ 0xff
 8000a3e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a40:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000a46:	4b0d      	ldr	r3, [pc, #52]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a52:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a54:	2280      	movs	r2, #128	@ 0x80
 8000a56:	05d2      	lsls	r2, r2, #23
 8000a58:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000a5a:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a66:	4b05      	ldr	r3, [pc, #20]	@ (8000a7c <MX_RTC_Init+0x58>)
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f003 fdf9 	bl	8004660 <HAL_RTC_Init>
 8000a6e:	1e03      	subs	r3, r0, #0
 8000a70:	d001      	beq.n	8000a76 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000a72:	f000 fb49 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a76:	46c0      	nop			@ (mov r8, r8)
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	20000124 	.word	0x20000124
 8000a80:	40002800 	.word	0x40002800

08000a84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a88:	4b23      	ldr	r3, [pc, #140]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000a8a:	4a24      	ldr	r2, [pc, #144]	@ (8000b1c <MX_USART2_UART_Init+0x98>)
 8000a8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a8e:	4b22      	ldr	r3, [pc, #136]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000a90:	22e1      	movs	r2, #225	@ 0xe1
 8000a92:	0252      	lsls	r2, r2, #9
 8000a94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000aaa:	220c      	movs	r2, #12
 8000aac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aae:	4b1a      	ldr	r3, [pc, #104]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ab4:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aba:	4b17      	ldr	r3, [pc, #92]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ac0:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ac6:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000acc:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f003 febe 	bl	8004850 <HAL_UART_Init>
 8000ad4:	1e03      	subs	r3, r0, #0
 8000ad6:	d001      	beq.n	8000adc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000ad8:	f000 fb16 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000adc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000ade:	2100      	movs	r1, #0
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f004 fbd7 	bl	8005294 <HAL_UARTEx_SetTxFifoThreshold>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d001      	beq.n	8000aee <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000aea:	f000 fb0d 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aee:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000af0:	2100      	movs	r1, #0
 8000af2:	0018      	movs	r0, r3
 8000af4:	f004 fc0e 	bl	8005314 <HAL_UARTEx_SetRxFifoThreshold>
 8000af8:	1e03      	subs	r3, r0, #0
 8000afa:	d001      	beq.n	8000b00 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000afc:	f000 fb04 	bl	8001108 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b00:	4b05      	ldr	r3, [pc, #20]	@ (8000b18 <MX_USART2_UART_Init+0x94>)
 8000b02:	0018      	movs	r0, r3
 8000b04:	f004 fb8c 	bl	8005220 <HAL_UARTEx_DisableFifoMode>
 8000b08:	1e03      	subs	r3, r0, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b0c:	f000 fafc 	bl	8001108 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			@ (mov r8, r8)
 8000b18:	20000154 	.word	0x20000154
 8000b1c:	40004400 	.word	0x40004400

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b089      	sub	sp, #36	@ 0x24
 8000b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	240c      	movs	r4, #12
 8000b28:	193b      	adds	r3, r7, r4
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	2314      	movs	r3, #20
 8000b2e:	001a      	movs	r2, r3
 8000b30:	2100      	movs	r1, #0
 8000b32:	f004 fcc9 	bl	80054c8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b36:	4b28      	ldr	r3, [pc, #160]	@ (8000bd8 <MX_GPIO_Init+0xb8>)
 8000b38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b3a:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <MX_GPIO_Init+0xb8>)
 8000b3c:	2104      	movs	r1, #4
 8000b3e:	430a      	orrs	r2, r1
 8000b40:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b42:	4b25      	ldr	r3, [pc, #148]	@ (8000bd8 <MX_GPIO_Init+0xb8>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	2204      	movs	r2, #4
 8000b48:	4013      	ands	r3, r2
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	4b22      	ldr	r3, [pc, #136]	@ (8000bd8 <MX_GPIO_Init+0xb8>)
 8000b50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b52:	4b21      	ldr	r3, [pc, #132]	@ (8000bd8 <MX_GPIO_Init+0xb8>)
 8000b54:	2101      	movs	r1, #1
 8000b56:	430a      	orrs	r2, r1
 8000b58:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd8 <MX_GPIO_Init+0xb8>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4013      	ands	r3, r2
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000b66:	23a0      	movs	r3, #160	@ 0xa0
 8000b68:	05db      	lsls	r3, r3, #23
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2120      	movs	r1, #32
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f001 f90c 	bl	8001d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_USER_Pin */
  GPIO_InitStruct.Pin = BUTTON_USER_Pin;
 8000b74:	193b      	adds	r3, r7, r4
 8000b76:	2280      	movs	r2, #128	@ 0x80
 8000b78:	0192      	lsls	r2, r2, #6
 8000b7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b7c:	193b      	adds	r3, r7, r4
 8000b7e:	2284      	movs	r2, #132	@ 0x84
 8000b80:	0392      	lsls	r2, r2, #14
 8000b82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b84:	193b      	adds	r3, r7, r4
 8000b86:	2201      	movs	r2, #1
 8000b88:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_USER_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	4a13      	ldr	r2, [pc, #76]	@ (8000bdc <MX_GPIO_Init+0xbc>)
 8000b8e:	0019      	movs	r1, r3
 8000b90:	0010      	movs	r0, r2
 8000b92:	f000 ff8f 	bl	8001ab4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000b96:	0021      	movs	r1, r4
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	2220      	movs	r2, #32
 8000b9c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9e:	187b      	adds	r3, r7, r1
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	187b      	adds	r3, r7, r1
 8000bac:	2200      	movs	r2, #0
 8000bae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000bb0:	187a      	adds	r2, r7, r1
 8000bb2:	23a0      	movs	r3, #160	@ 0xa0
 8000bb4:	05db      	lsls	r3, r3, #23
 8000bb6:	0011      	movs	r1, r2
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f000 ff7b 	bl	8001ab4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	2007      	movs	r0, #7
 8000bc4:	f000 fef8 	bl	80019b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000bc8:	2007      	movs	r0, #7
 8000bca:	f000 ff0a 	bl	80019e2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bce:	46c0      	nop			@ (mov r8, r8)
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	b009      	add	sp, #36	@ 0x24
 8000bd4:	bd90      	pop	{r4, r7, pc}
 8000bd6:	46c0      	nop			@ (mov r8, r8)
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	50000800 	.word	0x50000800

08000be0 <TRACSENS_DisplayInfo>:
  * It then updates the respective forward or backward cumulative counters.
  * @param  None
  * @retval None
  */
void TRACSENS_DisplayInfo(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
	// Get the current absolute 32-bit position
	int32_t current_value = TRACSENS_GetCounter();
 8000be6:	f000 f831 	bl	8000c4c <TRACSENS_GetCounter>
 8000bea:	0003      	movs	r3, r0
 8000bec:	607b      	str	r3, [r7, #4]
	
	// Calculate the change in position since the last time this function was called
	int32_t delta = current_value - lLastCounterValue;
 8000bee:	4b13      	ldr	r3, [pc, #76]	@ (8000c3c <TRACSENS_DisplayInfo+0x5c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	687a      	ldr	r2, [r7, #4]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	603b      	str	r3, [r7, #0]
	
	if (delta > 0)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	dd06      	ble.n	8000c0c <TRACSENS_DisplayInfo+0x2c>
	{
		// If delta is positive, the movement was forward
		lForwardCount += delta;
 8000bfe:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <TRACSENS_DisplayInfo+0x60>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	18d2      	adds	r2, r2, r3
 8000c06:	4b0e      	ldr	r3, [pc, #56]	@ (8000c40 <TRACSENS_DisplayInfo+0x60>)
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	e008      	b.n	8000c1e <TRACSENS_DisplayInfo+0x3e>
	}
	else if (delta < 0)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	da05      	bge.n	8000c1e <TRACSENS_DisplayInfo+0x3e>
	{
		// If delta is negative, the movement was backward. Add the absolute value.
		lBackwardCount += -delta;
 8000c12:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <TRACSENS_DisplayInfo+0x64>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	1ad2      	subs	r2, r2, r3
 8000c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c44 <TRACSENS_DisplayInfo+0x64>)
 8000c1c:	601a      	str	r2, [r3, #0]
	}
	
	// Update the last counter value for the next calculation
	lLastCounterValue = current_value;
 8000c1e:	4b07      	ldr	r3, [pc, #28]	@ (8000c3c <TRACSENS_DisplayInfo+0x5c>)
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	601a      	str	r2, [r3, #0]
	
	UART_Printf("Current: %ld, Forward Total: %ld, Backward Total: %ld\r\n",
 8000c24:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <TRACSENS_DisplayInfo+0x60>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <TRACSENS_DisplayInfo+0x64>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	6879      	ldr	r1, [r7, #4]
 8000c2e:	4806      	ldr	r0, [pc, #24]	@ (8000c48 <TRACSENS_DisplayInfo+0x68>)
 8000c30:	f000 fa3e 	bl	80010b0 <UART_Printf>
			current_value, lForwardCount, lBackwardCount);
}
 8000c34:	46c0      	nop			@ (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20000200 	.word	0x20000200
 8000c40:	200001f8 	.word	0x200001f8
 8000c44:	200001fc 	.word	0x200001fc
 8000c48:	08005df0 	.word	0x08005df0

08000c4c <TRACSENS_GetCounter>:
  * to prevent race conditions, returning the combined absolute position.
  * @param  None
  * @retval The 32-bit signed encoder position.
  */
static int32_t TRACSENS_GetCounter(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c52:	b672      	cpsid	i
}
 8000c54:	46c0      	nop			@ (mov r8, r8)
	 * can lead to a race condition. Disable interrupts briefly to ensure an atomic read of both values.
	 */
	__disable_irq();

	/* Read the 16-bit hardware counter and the 32-bit software multiplier */
	hw_counter_val = LL_LPTIM_GetCounter(LPTIM1);
 8000c56:	4b0c      	ldr	r3, [pc, #48]	@ (8000c88 <TRACSENS_GetCounter+0x3c>)
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f7ff fd6a 	bl	8000732 <LL_LPTIM_GetCounter>
 8000c5e:	0002      	movs	r2, r0
 8000c60:	210e      	movs	r1, #14
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	801a      	strh	r2, [r3, #0]
	multiplier_val = lCntrMultiplier;
 8000c66:	4b09      	ldr	r3, [pc, #36]	@ (8000c8c <TRACSENS_GetCounter+0x40>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c6c:	b662      	cpsie	i
}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
	__enable_irq();

	/* Combine the multiplier (upper bits) and the hardware counter (lower bits)
	 * to get the full 32-bit position. (TRACSENS_CFG_AUTORELOAD_VALUE is 0xFFFF, so +1 gives 65536)
	 */
	full_counter_val = (multiplier_val * (TRACSENS_CFG_AUTORELOAD_VALUE + 1)) + hw_counter_val;
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	041a      	lsls	r2, r3, #16
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	881b      	ldrh	r3, [r3, #0]
 8000c78:	18d3      	adds	r3, r2, r3
 8000c7a:	607b      	str	r3, [r7, #4]

    return full_counter_val;
 8000c7c:	687b      	ldr	r3, [r7, #4]
}
 8000c7e:	0018      	movs	r0, r3
 8000c80:	46bd      	mov	sp, r7
 8000c82:	b004      	add	sp, #16
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	46c0      	nop			@ (mov r8, r8)
 8000c88:	40007c00 	.word	0x40007c00
 8000c8c:	200001f4 	.word	0x200001f4

08000c90 <TRACSENS_CompareCallback>:

void TRACSENS_CompareCallback(LPTIM_HandleTypeDef *hlptim)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	UART_Printf("TRACSENS_CompareCallback\n\r");
 8000c98:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <TRACSENS_CompareCallback+0x28>)
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f000 fa08 	bl	80010b0 <UART_Printf>
	if(UNKNOWN_CounterDirection== eCounterDirection)/*initially we don't know. we choose forward cos this compare confirming it forward*/
 8000ca0:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <TRACSENS_CompareCallback+0x2c>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d102      	bne.n	8000cae <TRACSENS_CompareCallback+0x1e>
	{
		eCounterDirection= FORWARD_CounterDirection;
 8000ca8:	4b04      	ldr	r3, [pc, #16]	@ (8000cbc <TRACSENS_CompareCallback+0x2c>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	701a      	strb	r2, [r3, #0]
	}
}
 8000cae:	46c0      	nop			@ (mov r8, r8)
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b002      	add	sp, #8
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	08005e28 	.word	0x08005e28
 8000cbc:	200001f0 	.word	0x200001f0

08000cc0 <TRACSENS_CounterChangedToUpCallback>:
  * It's responsible for setting the global direction state.
  * @param  hlptim : LPTIM handle
  * @retval None
  */
void TRACSENS_CounterChangedToUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	/* The hardware has detected the counting direction is now UP (forward). */
	/* We record this state so the AutoReload callback knows how to handle a wrap-around. */
	eCounterDirection = FORWARD_CounterDirection;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <TRACSENS_CounterChangedToUpCallback+0x24>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	701a      	strb	r2, [r3, #0]

	if(true == pConfig->enableErrorPatternCheck)
 8000cce:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <TRACSENS_CounterChangedToUpCallback+0x28>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <TRACSENS_CounterChangedToUpCallback+0x1c>
	{
		TRACSENS_ChangedToUpErrorHandling();
 8000cd8:	f000 f8d4 	bl	8000e84 <TRACSENS_ChangedToUpErrorHandling>
	}
	// UART_Printf("Direction changed to UP (Forward)\r\n"); // Optional: can be noisy
}
 8000cdc:	46c0      	nop			@ (mov r8, r8)
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	b002      	add	sp, #8
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	200001f0 	.word	0x200001f0
 8000ce8:	20000000 	.word	0x20000000

08000cec <TRACSENS_CounterChangedToDownCallback>:
  * It's responsible for setting the global direction state.
  * @param  hlptim : LPTIM handle
  * @retval None
  */
void TRACSENS_CounterChangedToDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
	/* The hardware has detected the counting direction is now DOWN (backward). */
	/* We record this state so the AutoReload callback knows how to handle a wrap-around. */
	eCounterDirection = BACKWARD_CounterDirection;
 8000cf4:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <TRACSENS_CounterChangedToDownCallback+0x24>)
 8000cf6:	2202      	movs	r2, #2
 8000cf8:	701a      	strb	r2, [r3, #0]

	if(true == pConfig->enableErrorPatternCheck)
 8000cfa:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <TRACSENS_CounterChangedToDownCallback+0x28>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <TRACSENS_CounterChangedToDownCallback+0x1c>
	{
		TRACSENS_ChangedToDownErrorHandling();
 8000d04:	f000 f8ce 	bl	8000ea4 <TRACSENS_ChangedToDownErrorHandling>
	}
	// UART_Printf("Direction changed to DOWN (Backward)\r\n"); // Optional: can be noisy
}
 8000d08:	46c0      	nop			@ (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b002      	add	sp, #8
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	200001f0 	.word	0x200001f0
 8000d14:	20000000 	.word	0x20000000

08000d18 <TRACSENS_AutoReloadMatchCallback>:
  * counter to a 32-bit software counter using lCntrMultiplier.
  * @param  hlptim : LPTIM handle
  * @retval None
  */
void TRACSENS_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* This callback is triggered when the counter wraps around.
   * We check the last known direction, set by the Up/Down callbacks,
   * to determine if it was an overflow or an underflow.
   */
  if (eCounterDirection == FORWARD_CounterDirection)
 8000d20:	4b0b      	ldr	r3, [pc, #44]	@ (8000d50 <TRACSENS_AutoReloadMatchCallback+0x38>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d105      	bne.n	8000d34 <TRACSENS_AutoReloadMatchCallback+0x1c>
  {
    /* OVERFLOW: If counting forward, a wrap-around from 0xFFFF to 0x0000 has occurred.
     * Increment the multiplier to extend the counter's upper bits.
     */
    lCntrMultiplier++;
 8000d28:	4b0a      	ldr	r3, [pc, #40]	@ (8000d54 <TRACSENS_AutoReloadMatchCallback+0x3c>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	1c5a      	adds	r2, r3, #1
 8000d2e:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <TRACSENS_AutoReloadMatchCallback+0x3c>)
 8000d30:	601a      	str	r2, [r3, #0]
     */
    lCntrMultiplier--;
  }

  // UART_Printf("AutoReloadMatchCallback: Dir=%d, Multiplier=%ld\r\n", eCounterDirection, lCntrMultiplier); // Optional: can be noisy
}
 8000d32:	e008      	b.n	8000d46 <TRACSENS_AutoReloadMatchCallback+0x2e>
  else if (eCounterDirection == BACKWARD_CounterDirection)
 8000d34:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <TRACSENS_AutoReloadMatchCallback+0x38>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d104      	bne.n	8000d46 <TRACSENS_AutoReloadMatchCallback+0x2e>
    lCntrMultiplier--;
 8000d3c:	4b05      	ldr	r3, [pc, #20]	@ (8000d54 <TRACSENS_AutoReloadMatchCallback+0x3c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	1e5a      	subs	r2, r3, #1
 8000d42:	4b04      	ldr	r3, [pc, #16]	@ (8000d54 <TRACSENS_AutoReloadMatchCallback+0x3c>)
 8000d44:	601a      	str	r2, [r3, #0]
}
 8000d46:	46c0      	nop			@ (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b002      	add	sp, #8
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	200001f0 	.word	0x200001f0
 8000d54:	200001f4 	.word	0x200001f4

08000d58 <TRACSENS_StartCounting>:

void TRACSENS_StartCounting()
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
	TRACSENS_Power(true);
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	f000 f915 	bl	8000f8c <TRACSENS_Power>

	if(NORMAL_CounterMode== eMode)
 8000d62:	4b3e      	ldr	r3, [pc, #248]	@ (8000e5c <TRACSENS_StartCounting+0x104>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d118      	bne.n	8000d9c <TRACSENS_StartCounting+0x44>
	{
		HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_COMPARE_MATCH_CB_ID, TRACSENS_CompareCallback);
 8000d6a:	4a3d      	ldr	r2, [pc, #244]	@ (8000e60 <TRACSENS_StartCounting+0x108>)
 8000d6c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e64 <TRACSENS_StartCounting+0x10c>)
 8000d6e:	2102      	movs	r1, #2
 8000d70:	0018      	movs	r0, r3
 8000d72:	f001 fcdd 	bl	8002730 <HAL_LPTIM_RegisterCallback>
		HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_AUTORELOAD_MATCH_CB_ID, TRACSENS_AutoReloadMatchCallback);
 8000d76:	4a3c      	ldr	r2, [pc, #240]	@ (8000e68 <TRACSENS_StartCounting+0x110>)
 8000d78:	4b3a      	ldr	r3, [pc, #232]	@ (8000e64 <TRACSENS_StartCounting+0x10c>)
 8000d7a:	2103      	movs	r1, #3
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f001 fcd7 	bl	8002730 <HAL_LPTIM_RegisterCallback>
		HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_DIRECTION_UP_CB_ID, TRACSENS_CounterChangedToUpCallback);
 8000d82:	4a3a      	ldr	r2, [pc, #232]	@ (8000e6c <TRACSENS_StartCounting+0x114>)
 8000d84:	4b37      	ldr	r3, [pc, #220]	@ (8000e64 <TRACSENS_StartCounting+0x10c>)
 8000d86:	2107      	movs	r1, #7
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f001 fcd1 	bl	8002730 <HAL_LPTIM_RegisterCallback>
		HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_DIRECTION_DOWN_CB_ID, TRACSENS_CounterChangedToDownCallback);
 8000d8e:	4a38      	ldr	r2, [pc, #224]	@ (8000e70 <TRACSENS_StartCounting+0x118>)
 8000d90:	4b34      	ldr	r3, [pc, #208]	@ (8000e64 <TRACSENS_StartCounting+0x10c>)
 8000d92:	2108      	movs	r1, #8
 8000d94:	0018      	movs	r0, r3
 8000d96:	f001 fccb 	bl	8002730 <HAL_LPTIM_RegisterCallback>
 8000d9a:	e01b      	b.n	8000dd4 <TRACSENS_StartCounting+0x7c>
	}
	else if(INVERT_CounterMode== eMode)
 8000d9c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e5c <TRACSENS_StartCounting+0x104>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d117      	bne.n	8000dd4 <TRACSENS_StartCounting+0x7c>
	{
		HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_COMPARE_MATCH_CB_ID, TRACSENS_CompareCallback);
 8000da4:	4a2e      	ldr	r2, [pc, #184]	@ (8000e60 <TRACSENS_StartCounting+0x108>)
 8000da6:	4b2f      	ldr	r3, [pc, #188]	@ (8000e64 <TRACSENS_StartCounting+0x10c>)
 8000da8:	2102      	movs	r1, #2
 8000daa:	0018      	movs	r0, r3
 8000dac:	f001 fcc0 	bl	8002730 <HAL_LPTIM_RegisterCallback>
		HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_AUTORELOAD_MATCH_CB_ID, TRACSENS_AutoReloadMatchCallback);
 8000db0:	4a2d      	ldr	r2, [pc, #180]	@ (8000e68 <TRACSENS_StartCounting+0x110>)
 8000db2:	4b2c      	ldr	r3, [pc, #176]	@ (8000e64 <TRACSENS_StartCounting+0x10c>)
 8000db4:	2103      	movs	r1, #3
 8000db6:	0018      	movs	r0, r3
 8000db8:	f001 fcba 	bl	8002730 <HAL_LPTIM_RegisterCallback>
		HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_DIRECTION_UP_CB_ID, TRACSENS_CounterChangedToDownCallback);
 8000dbc:	4a2c      	ldr	r2, [pc, #176]	@ (8000e70 <TRACSENS_StartCounting+0x118>)
 8000dbe:	4b29      	ldr	r3, [pc, #164]	@ (8000e64 <TRACSENS_StartCounting+0x10c>)
 8000dc0:	2107      	movs	r1, #7
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	f001 fcb4 	bl	8002730 <HAL_LPTIM_RegisterCallback>
		HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_DIRECTION_DOWN_CB_ID, TRACSENS_CounterChangedToUpCallback);
 8000dc8:	4a28      	ldr	r2, [pc, #160]	@ (8000e6c <TRACSENS_StartCounting+0x114>)
 8000dca:	4b26      	ldr	r3, [pc, #152]	@ (8000e64 <TRACSENS_StartCounting+0x10c>)
 8000dcc:	2108      	movs	r1, #8
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f001 fcae 	bl	8002730 <HAL_LPTIM_RegisterCallback>
	}

	uwCompareValue=0x01;/*used once to detect direction*/
 8000dd4:	4b27      	ldr	r3, [pc, #156]	@ (8000e74 <TRACSENS_StartCounting+0x11c>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	801a      	strh	r2, [r3, #0]

	LL_LPTIM_EnableIT_ARRM(LPTIM1); 	/*Enable autoreload match interrupt (ARRMIE).*/
 8000dda:	4b27      	ldr	r3, [pc, #156]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f7ff fcd5 	bl	800078c <LL_LPTIM_EnableIT_ARRM>
	LL_LPTIM_EnableIT_UP(LPTIM1);		/*Enable direction change to up interrupt (UPIE).*/
 8000de2:	4b25      	ldr	r3, [pc, #148]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000de4:	0018      	movs	r0, r3
 8000de6:	f7ff fcdf 	bl	80007a8 <LL_LPTIM_EnableIT_UP>
	LL_LPTIM_EnableIT_DOWN(LPTIM1);		/*Enable direction change to down interrupt (DOWNIE).*/
 8000dea:	4b23      	ldr	r3, [pc, #140]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000dec:	0018      	movs	r0, r3
 8000dee:	f7ff fce9 	bl	80007c4 <LL_LPTIM_EnableIT_DOWN>

	LL_LPTIM_OC_SetCompareCH1(LPTIM1, 11);
 8000df2:	4b21      	ldr	r3, [pc, #132]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000df4:	210b      	movs	r1, #11
 8000df6:	0018      	movs	r0, r3
 8000df8:	f7ff fc7e 	bl	80006f8 <LL_LPTIM_OC_SetCompareCH1>

	LL_LPTIM_SetEncoderMode(LPTIM1, LL_LPTIM_ENCODER_MODE_RISING_FALLING);
 8000dfc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000dfe:	2104      	movs	r1, #4
 8000e00:	0018      	movs	r0, r3
 8000e02:	f7ff fca2 	bl	800074a <LL_LPTIM_SetEncoderMode>
    LL_LPTIM_EnableEncoderMode(LPTIM1);
 8000e06:	4b1c      	ldr	r3, [pc, #112]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f7ff fcb0 	bl	800076e <LL_LPTIM_EnableEncoderMode>
    LL_LPTIM_Enable(LPTIM1);
 8000e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000e10:	0018      	movs	r0, r3
 8000e12:	f7ff fc40 	bl	8000696 <LL_LPTIM_Enable>
	LL_LPTIM_SetAutoReload(LPTIM1, TRACSENS_CFG_AUTORELOAD_VALUE);
 8000e16:	4a19      	ldr	r2, [pc, #100]	@ (8000e7c <TRACSENS_StartCounting+0x124>)
 8000e18:	4b17      	ldr	r3, [pc, #92]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000e1a:	0011      	movs	r1, r2
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f7ff fc5a 	bl	80006d6 <LL_LPTIM_SetAutoReload>
    LL_LPTIM_StartCounter(LPTIM1, LL_LPTIM_OPERATING_MODE_CONTINUOUS);
 8000e22:	4b15      	ldr	r3, [pc, #84]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000e24:	2104      	movs	r1, #4
 8000e26:	0018      	movs	r0, r3
 8000e28:	f7ff fc43 	bl	80006b2 <LL_LPTIM_StartCounter>

    /*this is needed during power up as we always get extra pulse a bit while after start counting*/
	HAL_Delay(1);	/*when reboot, we get extra pulse*/
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	f000 fce5 	bl	80017fc <HAL_Delay>

	do/* 2 consecutive readings need to be the same*/
    {
    	lCntrErrorReading= LL_LPTIM_GetCounter(LPTIM1);
 8000e32:	4b11      	ldr	r3, [pc, #68]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff fc7c 	bl	8000732 <LL_LPTIM_GetCounter>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	001a      	movs	r2, r3
 8000e3e:	4b10      	ldr	r3, [pc, #64]	@ (8000e80 <TRACSENS_StartCounting+0x128>)
 8000e40:	601a      	str	r2, [r3, #0]
    }while(LL_LPTIM_GetCounter(LPTIM1)!= lCntrErrorReading);
 8000e42:	4b0d      	ldr	r3, [pc, #52]	@ (8000e78 <TRACSENS_StartCounting+0x120>)
 8000e44:	0018      	movs	r0, r3
 8000e46:	f7ff fc74 	bl	8000732 <LL_LPTIM_GetCounter>
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e80 <TRACSENS_StartCounting+0x128>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	d1ee      	bne.n	8000e32 <TRACSENS_StartCounting+0xda>
}
 8000e54:	46c0      	nop			@ (mov r8, r8)
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	200001ec 	.word	0x200001ec
 8000e60:	08000c91 	.word	0x08000c91
 8000e64:	2000008c 	.word	0x2000008c
 8000e68:	08000d19 	.word	0x08000d19
 8000e6c:	08000cc1 	.word	0x08000cc1
 8000e70:	08000ced 	.word	0x08000ced
 8000e74:	200001ee 	.word	0x200001ee
 8000e78:	40007c00 	.word	0x40007c00
 8000e7c:	0000ffff 	.word	0x0000ffff
 8000e80:	20000204 	.word	0x20000204

08000e84 <TRACSENS_ChangedToUpErrorHandling>:

void TRACSENS_ChangedToUpErrorHandling(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
	if(BWD_EXPECTING_FWD_CounterErrorState== pConfig->rteErrorPatternState)
 8000e88:	4b05      	ldr	r3, [pc, #20]	@ (8000ea0 <TRACSENS_ChangedToUpErrorHandling+0x1c>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	7c5b      	ldrb	r3, [r3, #17]
 8000e8e:	2b02      	cmp	r3, #2
 8000e90:	d103      	bne.n	8000e9a <TRACSENS_ChangedToUpErrorHandling+0x16>
	{
		pConfig->rteErrorPatternState= FWD_EXPECTING_BWD_END_CounterErrorState;
 8000e92:	4b03      	ldr	r3, [pc, #12]	@ (8000ea0 <TRACSENS_ChangedToUpErrorHandling+0x1c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2203      	movs	r2, #3
 8000e98:	745a      	strb	r2, [r3, #17]
	}

}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000000 	.word	0x20000000

08000ea4 <TRACSENS_ChangedToDownErrorHandling>:

void TRACSENS_ChangedToDownErrorHandling(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
	int32_t _curr= TRACSENS_GetCounter();
 8000eaa:	f7ff fecf 	bl	8000c4c <TRACSENS_GetCounter>
 8000eae:	0003      	movs	r3, r0
 8000eb0:	607b      	str	r3, [r7, #4]
	if(0!= (_curr- pConfig->rteErrorPatternPreviousPulse))
 8000eb2:	4b35      	ldr	r3, [pc, #212]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	695b      	ldr	r3, [r3, #20]
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d013      	beq.n	8000ee6 <TRACSENS_ChangedToDownErrorHandling+0x42>
	{
		pConfig->rteErrorPatternState= NONE_CounterErrorState; /*reset if we get real pulse inbetween error pattern*/
 8000ebe:	4b32      	ldr	r3, [pc, #200]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	745a      	strb	r2, [r3, #17]
		pConfig->rteErrorPatternJustStarted= false;
 8000ec6:	4b30      	ldr	r3, [pc, #192]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	761a      	strb	r2, [r3, #24]
		if(false== pConfig->rteErrorPatternCompensationStarted)
 8000ece:	4b2e      	ldr	r3, [pc, #184]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	7c1b      	ldrb	r3, [r3, #16]
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	4053      	eors	r3, r2
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d003      	beq.n	8000ee6 <TRACSENS_ChangedToDownErrorHandling+0x42>
		{
			pConfig->rteErrorPatternCount= 0;/*we need consecutive error pattern to mark the meter as erroneous that we can handle*/
 8000ede:	4b2a      	ldr	r3, [pc, #168]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	60da      	str	r2, [r3, #12]
		}
	}
	if(NONE_CounterErrorState== pConfig->rteErrorPatternState)
 8000ee6:	4b28      	ldr	r3, [pc, #160]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	7c5b      	ldrb	r3, [r3, #17]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d108      	bne.n	8000f02 <TRACSENS_ChangedToDownErrorHandling+0x5e>
	{
		pConfig->rteErrorPatternJustStarted= true;
 8000ef0:	4b25      	ldr	r3, [pc, #148]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	761a      	strb	r2, [r3, #24]
		pConfig->rteErrorPatternState= BWD_EXPECTING_FWD_CounterErrorState;
 8000ef8:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2202      	movs	r2, #2
 8000efe:	745a      	strb	r2, [r3, #17]
 8000f00:	e03a      	b.n	8000f78 <TRACSENS_ChangedToDownErrorHandling+0xd4>
	}
	else if(FWD_EXPECTING_BWD_CounterErrorState== pConfig->rteErrorPatternState)
 8000f02:	4b21      	ldr	r3, [pc, #132]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	7c5b      	ldrb	r3, [r3, #17]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d104      	bne.n	8000f16 <TRACSENS_ChangedToDownErrorHandling+0x72>
	{
		pConfig->rteErrorPatternState= BWD_EXPECTING_FWD_END_CounterErrorState;
 8000f0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2204      	movs	r2, #4
 8000f12:	745a      	strb	r2, [r3, #17]
 8000f14:	e030      	b.n	8000f78 <TRACSENS_ChangedToDownErrorHandling+0xd4>
	}
	else if(FWD_EXPECTING_BWD_END_CounterErrorState== pConfig->rteErrorPatternState)
 8000f16:	4b1c      	ldr	r3, [pc, #112]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	7c5b      	ldrb	r3, [r3, #17]
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	d12b      	bne.n	8000f78 <TRACSENS_ChangedToDownErrorHandling+0xd4>
	{
		pConfig->rteErrorPatternCount++;
 8000f20:	4b19      	ldr	r3, [pc, #100]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	68da      	ldr	r2, [r3, #12]
 8000f26:	3201      	adds	r2, #1
 8000f28:	60da      	str	r2, [r3, #12]
		if(true== pConfig->rteErrorPatternJustStarted)
 8000f2a:	4b17      	ldr	r3, [pc, #92]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	7e1b      	ldrb	r3, [r3, #24]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d008      	beq.n	8000f46 <TRACSENS_ChangedToDownErrorHandling+0xa2>
		{
			pConfig->rteErrorPatternJustStarted= false;
 8000f34:	4b14      	ldr	r3, [pc, #80]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	761a      	strb	r2, [r3, #24]
			pConfig->rteErrorPatternCount++;
 8000f3c:	4b12      	ldr	r3, [pc, #72]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	68da      	ldr	r2, [r3, #12]
 8000f42:	3201      	adds	r2, #1
 8000f44:	60da      	str	r2, [r3, #12]
		}

		if((false== pConfig->rteErrorPatternCompensationStarted)&& (pConfig->errorPatternConfirmationCount<= pConfig->rteErrorPatternCount))
 8000f46:	4b10      	ldr	r3, [pc, #64]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	7c1b      	ldrb	r3, [r3, #16]
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4053      	eors	r3, r2
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d00c      	beq.n	8000f70 <TRACSENS_ChangedToDownErrorHandling+0xcc>
 8000f56:	4b0c      	ldr	r3, [pc, #48]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	885b      	ldrh	r3, [r3, #2]
 8000f5c:	001a      	movs	r2, r3
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d803      	bhi.n	8000f70 <TRACSENS_ChangedToDownErrorHandling+0xcc>
		{
			pConfig->rteErrorPatternCompensationStarted= true;
 8000f68:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	741a      	strb	r2, [r3, #16]
		}
		pConfig->rteErrorPatternState= BWD_EXPECTING_FWD_CounterErrorState;
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2202      	movs	r2, #2
 8000f76:	745a      	strb	r2, [r3, #17]
	}
	pConfig->rteErrorPatternPreviousPulse= _curr;
 8000f78:	4b03      	ldr	r3, [pc, #12]	@ (8000f88 <TRACSENS_ChangedToDownErrorHandling+0xe4>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	615a      	str	r2, [r3, #20]
}
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b002      	add	sp, #8
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000000 	.word	0x20000000

08000f8c <TRACSENS_Power>:

static void TRACSENS_Power(bool _enable)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	0002      	movs	r2, r0
 8000f94:	1dfb      	adds	r3, r7, #7
 8000f96:	701a      	strb	r2, [r3, #0]
}
 8000f98:	46c0      	nop			@ (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b002      	add	sp, #8
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <SYSCLKConfig_STOP>:
  * and select PLL as system clock source.
  * @param  None
  * @retval None
  */
static void SYSCLKConfig_STOP(void)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b099      	sub	sp, #100	@ 0x64
 8000fa4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa6:	2350      	movs	r3, #80	@ 0x50
 8000fa8:	18fb      	adds	r3, r7, r3
 8000faa:	0018      	movs	r0, r3
 8000fac:	2310      	movs	r3, #16
 8000fae:	001a      	movs	r2, r3
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	f004 fa89 	bl	80054c8 <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb6:	2408      	movs	r4, #8
 8000fb8:	193b      	adds	r3, r7, r4
 8000fba:	0018      	movs	r0, r3
 8000fbc:	2348      	movs	r3, #72	@ 0x48
 8000fbe:	001a      	movs	r2, r3
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	f004 fa81 	bl	80054c8 <memset>
  uint32_t pFLatency = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	607b      	str	r3, [r7, #4]

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fca:	4b1e      	ldr	r3, [pc, #120]	@ (8001044 <SYSCLKConfig_STOP+0xa4>)
 8000fcc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000fce:	4b1d      	ldr	r3, [pc, #116]	@ (8001044 <SYSCLKConfig_STOP+0xa4>)
 8000fd0:	2180      	movs	r1, #128	@ 0x80
 8000fd2:	0549      	lsls	r1, r1, #21
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	659a      	str	r2, [r3, #88]	@ 0x58
 8000fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001044 <SYSCLKConfig_STOP+0xa4>)
 8000fda:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000fdc:	2380      	movs	r3, #128	@ 0x80
 8000fde:	055b      	lsls	r3, r3, #21
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	603b      	str	r3, [r7, #0]
 8000fe4:	683b      	ldr	r3, [r7, #0]

  /* Get the Oscillators configuration according to the internal RCC registers */
  HAL_RCC_GetOscConfig(&RCC_OscInitStruct);
 8000fe6:	193b      	adds	r3, r7, r4
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f002 faf3 	bl	80035d4 <HAL_RCC_GetOscConfig>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
 8000fee:	193b      	adds	r3, r7, r4
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff4:	193b      	adds	r3, r7, r4
 8000ff6:	2202      	movs	r2, #2
 8000ff8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffa:	193b      	adds	r3, r7, r4
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f001 fd59 	bl	8002ab4 <HAL_RCC_OscConfig>
 8001002:	1e03      	subs	r3, r0, #0
 8001004:	d001      	beq.n	800100a <SYSCLKConfig_STOP+0x6a>
  {
    Error_Handler();
 8001006:	f000 f87f 	bl	8001108 <Error_Handler>
  }

  /* Get the Clocks configuration according to the internal RCC registers */
  HAL_RCC_GetClockConfig(&RCC_ClkInitStruct, &pFLatency);
 800100a:	1d3a      	adds	r2, r7, #4
 800100c:	2450      	movs	r4, #80	@ 0x50
 800100e:	193b      	adds	r3, r7, r4
 8001010:	0011      	movs	r1, r2
 8001012:	0018      	movs	r0, r3
 8001014:	f002 fbc4 	bl	80037a0 <HAL_RCC_GetClockConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType     = RCC_CLOCKTYPE_SYSCLK;
 8001018:	0021      	movs	r1, r4
 800101a:	187b      	adds	r3, r7, r1
 800101c:	2201      	movs	r2, #1
 800101e:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource  = RCC_SYSCLKSOURCE_PLLCLK;
 8001020:	187b      	adds	r3, r7, r1
 8001022:	2203      	movs	r2, #3
 8001024:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, pFLatency) != HAL_OK)
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	187b      	adds	r3, r7, r1
 800102a:	0011      	movs	r1, r2
 800102c:	0018      	movs	r0, r3
 800102e:	f002 f927 	bl	8003280 <HAL_RCC_ClockConfig>
 8001032:	1e03      	subs	r3, r0, #0
 8001034:	d001      	beq.n	800103a <SYSCLKConfig_STOP+0x9a>
  {
    Error_Handler();
 8001036:	f000 f867 	bl	8001108 <Error_Handler>
  }
}
 800103a:	46c0      	nop			@ (mov r8, r8)
 800103c:	46bd      	mov	sp, r7
 800103e:	b019      	add	sp, #100	@ 0x64
 8001040:	bd90      	pop	{r4, r7, pc}
 8001042:	46c0      	nop			@ (mov r8, r8)
 8001044:	40021000 	.word	0x40021000

08001048 <HAL_SYSTICK_Callback>:
  * @brief SYSTICK callback
  * @param None
  * @retval None
  */
void HAL_SYSTICK_Callback(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  if (TimingDelay != 0)
 800104c:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <HAL_SYSTICK_Callback+0x2c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d005      	beq.n	8001060 <HAL_SYSTICK_Callback+0x18>
  {
    TimingDelay--;
 8001054:	4b07      	ldr	r3, [pc, #28]	@ (8001074 <HAL_SYSTICK_Callback+0x2c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	1e5a      	subs	r2, r3, #1
 800105a:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <HAL_SYSTICK_Callback+0x2c>)
 800105c:	601a      	str	r2, [r3, #0]
  {
    /* Toggle LED4 */
    BSP_LED_Toggle(LED4);
    TimingDelay = LED_TOGGLE_DELAY;
  }
}
 800105e:	e005      	b.n	800106c <HAL_SYSTICK_Callback+0x24>
    BSP_LED_Toggle(LED4);
 8001060:	2000      	movs	r0, #0
 8001062:	f000 fa6b 	bl	800153c <BSP_LED_Toggle>
    TimingDelay = LED_TOGGLE_DELAY;
 8001066:	4b03      	ldr	r3, [pc, #12]	@ (8001074 <HAL_SYSTICK_Callback+0x2c>)
 8001068:	2264      	movs	r2, #100	@ 0x64
 800106a:	601a      	str	r2, [r3, #0]
}
 800106c:	46c0      	nop			@ (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	46c0      	nop			@ (mov r8, r8)
 8001074:	200001e8 	.word	0x200001e8

08001078 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief EXTI line detection callbacks
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	0002      	movs	r2, r0
 8001080:	1dbb      	adds	r3, r7, #6
 8001082:	801a      	strh	r2, [r3, #0]
  if (GPIO_Pin == BUTTON_USER_PIN)
 8001084:	1dbb      	adds	r3, r7, #6
 8001086:	881a      	ldrh	r2, [r3, #0]
 8001088:	2380      	movs	r3, #128	@ 0x80
 800108a:	019b      	lsls	r3, r3, #6
 800108c:	429a      	cmp	r2, r3
 800108e:	d108      	bne.n	80010a2 <HAL_GPIO_EXTI_Falling_Callback+0x2a>
  {
    /* Reconfigure LED4 */
    BSP_LED_Init(LED4);
 8001090:	2000      	movs	r0, #0
 8001092:	f000 f9d1 	bl	8001438 <BSP_LED_Init>
   /* Toggle LED4 */
    BSP_LED_Toggle(LED4);
 8001096:	2000      	movs	r0, #0
 8001098:	f000 fa50 	bl	800153c <BSP_LED_Toggle>
    TimingDelay = LED_TOGGLE_DELAY;
 800109c:	4b03      	ldr	r3, [pc, #12]	@ (80010ac <HAL_GPIO_EXTI_Falling_Callback+0x34>)
 800109e:	2264      	movs	r2, #100	@ 0x64
 80010a0:	601a      	str	r2, [r3, #0]
  }
}
 80010a2:	46c0      	nop			@ (mov r8, r8)
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b002      	add	sp, #8
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	200001e8 	.word	0x200001e8

080010b0 <UART_Printf>:

void UART_Printf(char *format, ...)
{
 80010b0:	b40f      	push	{r0, r1, r2, r3}
 80010b2:	b590      	push	{r4, r7, lr}
 80010b4:	b0c3      	sub	sp, #268	@ 0x10c
 80010b6:	af00      	add	r7, sp, #0
  char str[256];
  va_list args;
  va_start(args, format);
 80010b8:	238a      	movs	r3, #138	@ 0x8a
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	2108      	movs	r1, #8
 80010be:	185b      	adds	r3, r3, r1
 80010c0:	19db      	adds	r3, r3, r7
 80010c2:	607b      	str	r3, [r7, #4]
  vsnprintf(str, sizeof(str), format, args);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2288      	movs	r2, #136	@ 0x88
 80010c8:	0052      	lsls	r2, r2, #1
 80010ca:	1852      	adds	r2, r2, r1
 80010cc:	19d2      	adds	r2, r2, r7
 80010ce:	6812      	ldr	r2, [r2, #0]
 80010d0:	2180      	movs	r1, #128	@ 0x80
 80010d2:	0049      	lsls	r1, r1, #1
 80010d4:	2408      	movs	r4, #8
 80010d6:	1938      	adds	r0, r7, r4
 80010d8:	f004 f9ea 	bl	80054b0 <vsniprintf>
  va_end(args);

  HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80010dc:	193b      	adds	r3, r7, r4
 80010de:	0018      	movs	r0, r3
 80010e0:	f7ff f812 	bl	8000108 <strlen>
 80010e4:	0003      	movs	r3, r0
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	2301      	movs	r3, #1
 80010ea:	425b      	negs	r3, r3
 80010ec:	1939      	adds	r1, r7, r4
 80010ee:	4805      	ldr	r0, [pc, #20]	@ (8001104 <UART_Printf+0x54>)
 80010f0:	f003 fc04 	bl	80048fc <HAL_UART_Transmit>
}
 80010f4:	46c0      	nop			@ (mov r8, r8)
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b043      	add	sp, #268	@ 0x10c
 80010fa:	bc90      	pop	{r4, r7}
 80010fc:	bc08      	pop	{r3}
 80010fe:	b004      	add	sp, #16
 8001100:	4718      	bx	r3
 8001102:	46c0      	nop			@ (mov r8, r8)
 8001104:	20000154 	.word	0x20000154

08001108 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* Suspend tick */
  HAL_SuspendTick();
 800110c:	f000 fb9a 	bl	8001844 <HAL_SuspendTick>

  /* Turn LED4 on */
  BSP_LED_On(LED4);
 8001110:	2000      	movs	r0, #0
 8001112:	f000 f9cf 	bl	80014b4 <BSP_LED_On>
  while (1)
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	e7fd      	b.n	8001116 <Error_Handler+0xe>
	...

0800111c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001122:	4b0f      	ldr	r3, [pc, #60]	@ (8001160 <HAL_MspInit+0x44>)
 8001124:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001126:	4b0e      	ldr	r3, [pc, #56]	@ (8001160 <HAL_MspInit+0x44>)
 8001128:	2180      	movs	r1, #128	@ 0x80
 800112a:	0549      	lsls	r1, r1, #21
 800112c:	430a      	orrs	r2, r1
 800112e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001130:	4b0b      	ldr	r3, [pc, #44]	@ (8001160 <HAL_MspInit+0x44>)
 8001132:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001134:	2380      	movs	r3, #128	@ 0x80
 8001136:	055b      	lsls	r3, r3, #21
 8001138:	4013      	ands	r3, r2
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113e:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <HAL_MspInit+0x44>)
 8001140:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001142:	4b07      	ldr	r3, [pc, #28]	@ (8001160 <HAL_MspInit+0x44>)
 8001144:	2101      	movs	r1, #1
 8001146:	430a      	orrs	r2, r1
 8001148:	661a      	str	r2, [r3, #96]	@ 0x60
 800114a:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <HAL_MspInit+0x44>)
 800114c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800114e:	2201      	movs	r2, #1
 8001150:	4013      	ands	r3, r2
 8001152:	603b      	str	r3, [r7, #0]
 8001154:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001156:	46c0      	nop			@ (mov r8, r8)
 8001158:	46bd      	mov	sp, r7
 800115a:	b002      	add	sp, #8
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	40021000 	.word	0x40021000

08001164 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b099      	sub	sp, #100	@ 0x64
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	234c      	movs	r3, #76	@ 0x4c
 800116e:	18fb      	adds	r3, r7, r3
 8001170:	0018      	movs	r0, r3
 8001172:	2314      	movs	r3, #20
 8001174:	001a      	movs	r2, r3
 8001176:	2100      	movs	r1, #0
 8001178:	f004 f9a6 	bl	80054c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800117c:	2414      	movs	r4, #20
 800117e:	193b      	adds	r3, r7, r4
 8001180:	0018      	movs	r0, r3
 8001182:	2338      	movs	r3, #56	@ 0x38
 8001184:	001a      	movs	r2, r3
 8001186:	2100      	movs	r1, #0
 8001188:	f004 f99e 	bl	80054c8 <memset>
  if(hlptim->Instance==LPTIM1)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a26      	ldr	r2, [pc, #152]	@ (800122c <HAL_LPTIM_MspInit+0xc8>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d145      	bne.n	8001222 <HAL_LPTIM_MspInit+0xbe>

    /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001196:	193b      	adds	r3, r7, r4
 8001198:	2280      	movs	r2, #128	@ 0x80
 800119a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 800119c:	193b      	adds	r3, r7, r4
 800119e:	2280      	movs	r2, #128	@ 0x80
 80011a0:	02d2      	lsls	r2, r2, #11
 80011a2:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a4:	193b      	adds	r3, r7, r4
 80011a6:	0018      	movs	r0, r3
 80011a8:	f002 fb90 	bl	80038cc <HAL_RCCEx_PeriphCLKConfig>
 80011ac:	1e03      	subs	r3, r0, #0
 80011ae:	d001      	beq.n	80011b4 <HAL_LPTIM_MspInit+0x50>
    {
      Error_Handler();
 80011b0:	f7ff ffaa 	bl	8001108 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80011b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001230 <HAL_LPTIM_MspInit+0xcc>)
 80011b6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80011b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001230 <HAL_LPTIM_MspInit+0xcc>)
 80011ba:	2180      	movs	r1, #128	@ 0x80
 80011bc:	0609      	lsls	r1, r1, #24
 80011be:	430a      	orrs	r2, r1
 80011c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80011c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001230 <HAL_LPTIM_MspInit+0xcc>)
 80011c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c6:	0fdb      	lsrs	r3, r3, #31
 80011c8:	07db      	lsls	r3, r3, #31
 80011ca:	613b      	str	r3, [r7, #16]
 80011cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ce:	4b18      	ldr	r3, [pc, #96]	@ (8001230 <HAL_LPTIM_MspInit+0xcc>)
 80011d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80011d2:	4b17      	ldr	r3, [pc, #92]	@ (8001230 <HAL_LPTIM_MspInit+0xcc>)
 80011d4:	2104      	movs	r1, #4
 80011d6:	430a      	orrs	r2, r1
 80011d8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80011da:	4b15      	ldr	r3, [pc, #84]	@ (8001230 <HAL_LPTIM_MspInit+0xcc>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011de:	2204      	movs	r2, #4
 80011e0:	4013      	ands	r3, r2
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80011e6:	214c      	movs	r1, #76	@ 0x4c
 80011e8:	187b      	adds	r3, r7, r1
 80011ea:	2205      	movs	r2, #5
 80011ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ee:	187b      	adds	r3, r7, r1
 80011f0:	2202      	movs	r2, #2
 80011f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	187b      	adds	r3, r7, r1
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	187b      	adds	r3, r7, r1
 80011fc:	2200      	movs	r2, #0
 80011fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8001200:	187b      	adds	r3, r7, r1
 8001202:	2201      	movs	r2, #1
 8001204:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001206:	187b      	adds	r3, r7, r1
 8001208:	4a0a      	ldr	r2, [pc, #40]	@ (8001234 <HAL_LPTIM_MspInit+0xd0>)
 800120a:	0019      	movs	r1, r3
 800120c:	0010      	movs	r0, r2
 800120e:	f000 fc51 	bl	8001ab4 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	2100      	movs	r1, #0
 8001216:	2011      	movs	r0, #17
 8001218:	f000 fbce 	bl	80019b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800121c:	2011      	movs	r0, #17
 800121e:	f000 fbe0 	bl	80019e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM1_MspInit 1 */

  }

}
 8001222:	46c0      	nop			@ (mov r8, r8)
 8001224:	46bd      	mov	sp, r7
 8001226:	b019      	add	sp, #100	@ 0x64
 8001228:	bd90      	pop	{r4, r7, pc}
 800122a:	46c0      	nop			@ (mov r8, r8)
 800122c:	40007c00 	.word	0x40007c00
 8001230:	40021000 	.word	0x40021000
 8001234:	50000800 	.word	0x50000800

08001238 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b093      	sub	sp, #76	@ 0x4c
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001240:	2410      	movs	r4, #16
 8001242:	193b      	adds	r3, r7, r4
 8001244:	0018      	movs	r0, r3
 8001246:	2338      	movs	r3, #56	@ 0x38
 8001248:	001a      	movs	r2, r3
 800124a:	2100      	movs	r1, #0
 800124c:	f004 f93c 	bl	80054c8 <memset>
  if(hrtc->Instance==RTC)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a16      	ldr	r2, [pc, #88]	@ (80012b0 <HAL_RTC_MspInit+0x78>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d126      	bne.n	80012a8 <HAL_RTC_MspInit+0x70>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800125a:	193b      	adds	r3, r7, r4
 800125c:	2280      	movs	r2, #128	@ 0x80
 800125e:	0212      	lsls	r2, r2, #8
 8001260:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001262:	193b      	adds	r3, r7, r4
 8001264:	2280      	movs	r2, #128	@ 0x80
 8001266:	0092      	lsls	r2, r2, #2
 8001268:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800126a:	193b      	adds	r3, r7, r4
 800126c:	0018      	movs	r0, r3
 800126e:	f002 fb2d 	bl	80038cc <HAL_RCCEx_PeriphCLKConfig>
 8001272:	1e03      	subs	r3, r0, #0
 8001274:	d001      	beq.n	800127a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001276:	f7ff ff47 	bl	8001108 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800127a:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <HAL_RTC_MspInit+0x7c>)
 800127c:	2390      	movs	r3, #144	@ 0x90
 800127e:	58d3      	ldr	r3, [r2, r3]
 8001280:	490c      	ldr	r1, [pc, #48]	@ (80012b4 <HAL_RTC_MspInit+0x7c>)
 8001282:	2280      	movs	r2, #128	@ 0x80
 8001284:	0212      	lsls	r2, r2, #8
 8001286:	4313      	orrs	r3, r2
 8001288:	2290      	movs	r2, #144	@ 0x90
 800128a:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <HAL_RTC_MspInit+0x7c>)
 800128e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001290:	4b08      	ldr	r3, [pc, #32]	@ (80012b4 <HAL_RTC_MspInit+0x7c>)
 8001292:	2180      	movs	r1, #128	@ 0x80
 8001294:	00c9      	lsls	r1, r1, #3
 8001296:	430a      	orrs	r2, r1
 8001298:	659a      	str	r2, [r3, #88]	@ 0x58
 800129a:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <HAL_RTC_MspInit+0x7c>)
 800129c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800129e:	2380      	movs	r3, #128	@ 0x80
 80012a0:	00db      	lsls	r3, r3, #3
 80012a2:	4013      	ands	r3, r2
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80012a8:	46c0      	nop			@ (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	b013      	add	sp, #76	@ 0x4c
 80012ae:	bd90      	pop	{r4, r7, pc}
 80012b0:	40002800 	.word	0x40002800
 80012b4:	40021000 	.word	0x40021000

080012b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012b8:	b590      	push	{r4, r7, lr}
 80012ba:	b099      	sub	sp, #100	@ 0x64
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c0:	234c      	movs	r3, #76	@ 0x4c
 80012c2:	18fb      	adds	r3, r7, r3
 80012c4:	0018      	movs	r0, r3
 80012c6:	2314      	movs	r3, #20
 80012c8:	001a      	movs	r2, r3
 80012ca:	2100      	movs	r1, #0
 80012cc:	f004 f8fc 	bl	80054c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012d0:	2414      	movs	r4, #20
 80012d2:	193b      	adds	r3, r7, r4
 80012d4:	0018      	movs	r0, r3
 80012d6:	2338      	movs	r3, #56	@ 0x38
 80012d8:	001a      	movs	r2, r3
 80012da:	2100      	movs	r1, #0
 80012dc:	f004 f8f4 	bl	80054c8 <memset>
  if(huart->Instance==USART2)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a22      	ldr	r2, [pc, #136]	@ (8001370 <HAL_UART_MspInit+0xb8>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d13e      	bne.n	8001368 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012ea:	193b      	adds	r3, r7, r4
 80012ec:	2202      	movs	r2, #2
 80012ee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012f0:	193b      	adds	r3, r7, r4
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012f6:	193b      	adds	r3, r7, r4
 80012f8:	0018      	movs	r0, r3
 80012fa:	f002 fae7 	bl	80038cc <HAL_RCCEx_PeriphCLKConfig>
 80012fe:	1e03      	subs	r3, r0, #0
 8001300:	d001      	beq.n	8001306 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001302:	f7ff ff01 	bl	8001108 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001306:	4b1b      	ldr	r3, [pc, #108]	@ (8001374 <HAL_UART_MspInit+0xbc>)
 8001308:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800130a:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <HAL_UART_MspInit+0xbc>)
 800130c:	2180      	movs	r1, #128	@ 0x80
 800130e:	0289      	lsls	r1, r1, #10
 8001310:	430a      	orrs	r2, r1
 8001312:	659a      	str	r2, [r3, #88]	@ 0x58
 8001314:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <HAL_UART_MspInit+0xbc>)
 8001316:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001318:	2380      	movs	r3, #128	@ 0x80
 800131a:	029b      	lsls	r3, r3, #10
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	4b14      	ldr	r3, [pc, #80]	@ (8001374 <HAL_UART_MspInit+0xbc>)
 8001324:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <HAL_UART_MspInit+0xbc>)
 8001328:	2101      	movs	r1, #1
 800132a:	430a      	orrs	r2, r1
 800132c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800132e:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <HAL_UART_MspInit+0xbc>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	2201      	movs	r2, #1
 8001334:	4013      	ands	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800133a:	214c      	movs	r1, #76	@ 0x4c
 800133c:	187b      	adds	r3, r7, r1
 800133e:	220c      	movs	r2, #12
 8001340:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	187b      	adds	r3, r7, r1
 8001344:	2202      	movs	r2, #2
 8001346:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	187b      	adds	r3, r7, r1
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	187b      	adds	r3, r7, r1
 8001350:	2200      	movs	r2, #0
 8001352:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001354:	187b      	adds	r3, r7, r1
 8001356:	2207      	movs	r2, #7
 8001358:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135a:	187a      	adds	r2, r7, r1
 800135c:	23a0      	movs	r3, #160	@ 0xa0
 800135e:	05db      	lsls	r3, r3, #23
 8001360:	0011      	movs	r1, r2
 8001362:	0018      	movs	r0, r3
 8001364:	f000 fba6 	bl	8001ab4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001368:	46c0      	nop			@ (mov r8, r8)
 800136a:	46bd      	mov	sp, r7
 800136c:	b019      	add	sp, #100	@ 0x64
 800136e:	bd90      	pop	{r4, r7, pc}
 8001370:	40004400 	.word	0x40004400
 8001374:	40021000 	.word	0x40021000

08001378 <SVC_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800137c:	46c0      	nop			@ (mov r8, r8)
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001386:	46c0      	nop			@ (mov r8, r8)
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001390:	f000 fa18 	bl	80017c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001394:	f000 fb42 	bl	8001a1c <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001398:	46c0      	nop			@ (mov r8, r8)
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_USER_Pin);
 80013a2:	2380      	movs	r3, #128	@ 0x80
 80013a4:	019b      	lsls	r3, r3, #6
 80013a6:	0018      	movs	r0, r3
 80013a8:	f000 fd28 	bl	8001dfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80013ac:	46c0      	nop			@ (mov r8, r8)
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
	...

080013b4 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts (combined with EXTI 31).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80013b8:	4b03      	ldr	r3, [pc, #12]	@ (80013c8 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 80013ba:	0018      	movs	r0, r3
 80013bc:	f000 fef6 	bl	80021ac <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80013c0:	46c0      	nop			@ (mov r8, r8)
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	2000008c 	.word	0x2000008c

080013cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d4:	4a14      	ldr	r2, [pc, #80]	@ (8001428 <_sbrk+0x5c>)
 80013d6:	4b15      	ldr	r3, [pc, #84]	@ (800142c <_sbrk+0x60>)
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <_sbrk+0x64>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d102      	bne.n	80013ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e8:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <_sbrk+0x64>)
 80013ea:	4a12      	ldr	r2, [pc, #72]	@ (8001434 <_sbrk+0x68>)
 80013ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ee:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <_sbrk+0x64>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	18d3      	adds	r3, r2, r3
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d207      	bcs.n	800140c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013fc:	f004 f86c 	bl	80054d8 <__errno>
 8001400:	0003      	movs	r3, r0
 8001402:	220c      	movs	r2, #12
 8001404:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001406:	2301      	movs	r3, #1
 8001408:	425b      	negs	r3, r3
 800140a:	e009      	b.n	8001420 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800140c:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <_sbrk+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001412:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	18d2      	adds	r2, r2, r3
 800141a:	4b05      	ldr	r3, [pc, #20]	@ (8001430 <_sbrk+0x64>)
 800141c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800141e:	68fb      	ldr	r3, [r7, #12]
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	b006      	add	sp, #24
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20002000 	.word	0x20002000
 800142c:	00000400 	.word	0x00000400
 8001430:	20000224 	.word	0x20000224
 8001434:	20000380 	.word	0x20000380

08001438 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	@ 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	0002      	movs	r2, r0
 8001440:	1dfb      	adds	r3, r7, #7
 8001442:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8001444:	2300      	movs	r3, #0
 8001446:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;

  if (Led != LED4)
 8001448:	1dfb      	adds	r3, r7, #7
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d003      	beq.n	8001458 <BSP_LED_Init+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001450:	2302      	movs	r3, #2
 8001452:	425b      	negs	r3, r3
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
 8001456:	e023      	b.n	80014a0 <BSP_LED_Init+0x68>
  }
  else
  {
    LED4_GPIO_CLK_ENABLE();
 8001458:	4b14      	ldr	r3, [pc, #80]	@ (80014ac <BSP_LED_Init+0x74>)
 800145a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800145c:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <BSP_LED_Init+0x74>)
 800145e:	2101      	movs	r1, #1
 8001460:	430a      	orrs	r2, r1
 8001462:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001464:	4b11      	ldr	r3, [pc, #68]	@ (80014ac <BSP_LED_Init+0x74>)
 8001466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001468:	2201      	movs	r2, #1
 800146a:	4013      	ands	r3, r2
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fb      	ldr	r3, [r7, #12]

    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001470:	2320      	movs	r3, #32
 8001472:	001a      	movs	r2, r3
 8001474:	2110      	movs	r1, #16
 8001476:	187b      	adds	r3, r7, r1
 8001478:	601a      	str	r2, [r3, #0]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800147a:	187b      	adds	r3, r7, r1
 800147c:	2201      	movs	r2, #1
 800147e:	605a      	str	r2, [r3, #4]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001480:	187b      	adds	r3, r7, r1
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001486:	187b      	adds	r3, r7, r1
 8001488:	2203      	movs	r2, #3
 800148a:	60da      	str	r2, [r3, #12]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800148c:	1dfb      	adds	r3, r7, #7
 800148e:	781a      	ldrb	r2, [r3, #0]
 8001490:	4b07      	ldr	r3, [pc, #28]	@ (80014b0 <BSP_LED_Init+0x78>)
 8001492:	0092      	lsls	r2, r2, #2
 8001494:	58d3      	ldr	r3, [r2, r3]
 8001496:	187a      	adds	r2, r7, r1
 8001498:	0011      	movs	r1, r2
 800149a:	0018      	movs	r0, r3
 800149c:	f000 fb0a 	bl	8001ab4 <HAL_GPIO_Init>
  }
  return ret;
 80014a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80014a2:	0018      	movs	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	b00a      	add	sp, #40	@ 0x28
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	40021000 	.word	0x40021000
 80014b0:	20000004 	.word	0x20000004

080014b4 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	0002      	movs	r2, r0
 80014bc:	1dfb      	adds	r3, r7, #7
 80014be:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	60fb      	str	r3, [r7, #12]

  if (Led != LED4)
 80014c4:	1dfb      	adds	r3, r7, #7
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d003      	beq.n	80014d4 <BSP_LED_On+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80014cc:	2302      	movs	r3, #2
 80014ce:	425b      	negs	r3, r3
 80014d0:	60fb      	str	r3, [r7, #12]
 80014d2:	e009      	b.n	80014e8 <BSP_LED_On+0x34>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80014d4:	1dfb      	adds	r3, r7, #7
 80014d6:	781a      	ldrb	r2, [r3, #0]
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <BSP_LED_On+0x40>)
 80014da:	0092      	lsls	r2, r2, #2
 80014dc:	58d3      	ldr	r3, [r2, r3]
 80014de:	2120      	movs	r1, #32
 80014e0:	2201      	movs	r2, #1
 80014e2:	0018      	movs	r0, r3
 80014e4:	f000 fc52 	bl	8001d8c <HAL_GPIO_WritePin>
  }

  return ret;
 80014e8:	68fb      	ldr	r3, [r7, #12]
}
 80014ea:	0018      	movs	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b004      	add	sp, #16
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	46c0      	nop			@ (mov r8, r8)
 80014f4:	20000004 	.word	0x20000004

080014f8 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	0002      	movs	r2, r0
 8001500:	1dfb      	adds	r3, r7, #7
 8001502:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8001504:	2300      	movs	r3, #0
 8001506:	60fb      	str	r3, [r7, #12]

  if (Led != LED4)
 8001508:	1dfb      	adds	r3, r7, #7
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d003      	beq.n	8001518 <BSP_LED_Off+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001510:	2302      	movs	r3, #2
 8001512:	425b      	negs	r3, r3
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	e009      	b.n	800152c <BSP_LED_Off+0x34>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001518:	1dfb      	adds	r3, r7, #7
 800151a:	781a      	ldrb	r2, [r3, #0]
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <BSP_LED_Off+0x40>)
 800151e:	0092      	lsls	r2, r2, #2
 8001520:	58d3      	ldr	r3, [r2, r3]
 8001522:	2120      	movs	r1, #32
 8001524:	2200      	movs	r2, #0
 8001526:	0018      	movs	r0, r3
 8001528:	f000 fc30 	bl	8001d8c <HAL_GPIO_WritePin>
  }

  return ret;
 800152c:	68fb      	ldr	r3, [r7, #12]
}
 800152e:	0018      	movs	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	b004      	add	sp, #16
 8001534:	bd80      	pop	{r7, pc}
 8001536:	46c0      	nop			@ (mov r8, r8)
 8001538:	20000004 	.word	0x20000004

0800153c <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg  LED4
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	0002      	movs	r2, r0
 8001544:	1dfb      	adds	r3, r7, #7
 8001546:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]

  if (Led != LED4)
 800154c:	1dfb      	adds	r3, r7, #7
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d003      	beq.n	800155c <BSP_LED_Toggle+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001554:	2302      	movs	r3, #2
 8001556:	425b      	negs	r3, r3
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	e009      	b.n	8001570 <BSP_LED_Toggle+0x34>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800155c:	1dfb      	adds	r3, r7, #7
 800155e:	781a      	ldrb	r2, [r3, #0]
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <BSP_LED_Toggle+0x40>)
 8001562:	0092      	lsls	r2, r2, #2
 8001564:	58d3      	ldr	r3, [r2, r3]
 8001566:	2220      	movs	r2, #32
 8001568:	0011      	movs	r1, r2
 800156a:	0018      	movs	r0, r3
 800156c:	f000 fc2b 	bl	8001dc6 <HAL_GPIO_TogglePin>
  }

  return ret;
 8001570:	68fb      	ldr	r3, [r7, #12]
}
 8001572:	0018      	movs	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	b004      	add	sp, #16
 8001578:	bd80      	pop	{r7, pc}
 800157a:	46c0      	nop			@ (mov r8, r8)
 800157c:	20000004 	.word	0x20000004

08001580 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b088      	sub	sp, #32
 8001584:	af00      	add	r7, sp, #0
 8001586:	0002      	movs	r2, r0
 8001588:	1dfb      	adds	r3, r7, #7
 800158a:	701a      	strb	r2, [r3, #0]
 800158c:	1dbb      	adds	r3, r7, #6
 800158e:	1c0a      	adds	r2, r1, #0
 8001590:	701a      	strb	r2, [r3, #0]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001592:	4b36      	ldr	r3, [pc, #216]	@ (800166c <BSP_PB_Init+0xec>)
 8001594:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001596:	4b35      	ldr	r3, [pc, #212]	@ (800166c <BSP_PB_Init+0xec>)
 8001598:	2104      	movs	r1, #4
 800159a:	430a      	orrs	r2, r1
 800159c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800159e:	4b33      	ldr	r3, [pc, #204]	@ (800166c <BSP_PB_Init+0xec>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a2:	2204      	movs	r2, #4
 80015a4:	4013      	ands	r3, r2
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin   = BUTTON_PIN [Button];
 80015aa:	2380      	movs	r3, #128	@ 0x80
 80015ac:	019b      	lsls	r3, r3, #6
 80015ae:	001a      	movs	r2, r3
 80015b0:	210c      	movs	r1, #12
 80015b2:	187b      	adds	r3, r7, r1
 80015b4:	601a      	str	r2, [r3, #0]
  gpio_init_structure.Pull  = GPIO_PULLUP;
 80015b6:	187b      	adds	r3, r7, r1
 80015b8:	2201      	movs	r2, #1
 80015ba:	609a      	str	r2, [r3, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80015bc:	187b      	adds	r3, r7, r1
 80015be:	2202      	movs	r2, #2
 80015c0:	60da      	str	r2, [r3, #12]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80015c2:	1dbb      	adds	r3, r7, #6
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d10d      	bne.n	80015e6 <BSP_PB_Init+0x66>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80015ca:	187b      	adds	r3, r7, r1
 80015cc:	2200      	movs	r2, #0
 80015ce:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80015d0:	1dfb      	adds	r3, r7, #7
 80015d2:	781a      	ldrb	r2, [r3, #0]
 80015d4:	4b26      	ldr	r3, [pc, #152]	@ (8001670 <BSP_PB_Init+0xf0>)
 80015d6:	0092      	lsls	r2, r2, #2
 80015d8:	58d3      	ldr	r3, [r2, r3]
 80015da:	187a      	adds	r2, r7, r1
 80015dc:	0011      	movs	r1, r2
 80015de:	0018      	movs	r0, r3
 80015e0:	f000 fa68 	bl	8001ab4 <HAL_GPIO_Init>
 80015e4:	e03d      	b.n	8001662 <BSP_PB_Init+0xe2>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 80015e6:	210c      	movs	r1, #12
 80015e8:	187b      	adds	r3, r7, r1
 80015ea:	2284      	movs	r2, #132	@ 0x84
 80015ec:	0392      	lsls	r2, r2, #14
 80015ee:	605a      	str	r2, [r3, #4]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80015f0:	1dfb      	adds	r3, r7, #7
 80015f2:	781a      	ldrb	r2, [r3, #0]
 80015f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <BSP_PB_Init+0xf0>)
 80015f6:	0092      	lsls	r2, r2, #2
 80015f8:	58d3      	ldr	r3, [r2, r3]
 80015fa:	187a      	adds	r2, r7, r1
 80015fc:	0011      	movs	r1, r2
 80015fe:	0018      	movs	r0, r3
 8001600:	f000 fa58 	bl	8001ab4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001604:	1dfb      	adds	r3, r7, #7
 8001606:	781a      	ldrb	r2, [r3, #0]
 8001608:	0013      	movs	r3, r2
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	189b      	adds	r3, r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	4a18      	ldr	r2, [pc, #96]	@ (8001674 <BSP_PB_Init+0xf4>)
 8001612:	1898      	adds	r0, r3, r2
 8001614:	1dfb      	adds	r3, r7, #7
 8001616:	781a      	ldrb	r2, [r3, #0]
 8001618:	4b17      	ldr	r3, [pc, #92]	@ (8001678 <BSP_PB_Init+0xf8>)
 800161a:	0092      	lsls	r2, r2, #2
 800161c:	58d3      	ldr	r3, [r2, r3]
 800161e:	0019      	movs	r1, r3
 8001620:	f000 fa35 	bl	8001a8e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001624:	1dfb      	adds	r3, r7, #7
 8001626:	781a      	ldrb	r2, [r3, #0]
 8001628:	0013      	movs	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	189b      	adds	r3, r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	4a10      	ldr	r2, [pc, #64]	@ (8001674 <BSP_PB_Init+0xf4>)
 8001632:	1898      	adds	r0, r3, r2
 8001634:	1dfb      	adds	r3, r7, #7
 8001636:	781a      	ldrb	r2, [r3, #0]
 8001638:	4b10      	ldr	r3, [pc, #64]	@ (800167c <BSP_PB_Init+0xfc>)
 800163a:	0092      	lsls	r2, r2, #2
 800163c:	58d3      	ldr	r3, [r2, r3]
 800163e:	001a      	movs	r2, r3
 8001640:	2100      	movs	r1, #0
 8001642:	f000 f9f2 	bl	8001a2a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001646:	2007      	movs	r0, #7
 8001648:	1dfb      	adds	r3, r7, #7
 800164a:	781a      	ldrb	r2, [r3, #0]
 800164c:	4b0c      	ldr	r3, [pc, #48]	@ (8001680 <BSP_PB_Init+0x100>)
 800164e:	0092      	lsls	r2, r2, #2
 8001650:	58d3      	ldr	r3, [r2, r3]
 8001652:	2200      	movs	r2, #0
 8001654:	0019      	movs	r1, r3
 8001656:	f000 f9af 	bl	80019b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800165a:	2307      	movs	r3, #7
 800165c:	0018      	movs	r0, r3
 800165e:	f000 f9c0 	bl	80019e2 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001662:	2300      	movs	r3, #0
}
 8001664:	0018      	movs	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	b008      	add	sp, #32
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40021000 	.word	0x40021000
 8001670:	20000008 	.word	0x20000008
 8001674:	20000228 	.word	0x20000228
 8001678:	08005e44 	.word	0x08005e44
 800167c:	2000000c 	.word	0x2000000c
 8001680:	20000010 	.word	0x20000010

08001684 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	0002      	movs	r2, r0
 800168c:	1dfb      	adds	r3, r7, #7
 800168e:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001690:	46c0      	nop			@ (mov r8, r8)
 8001692:	46bd      	mov	sp, r7
 8001694:	b002      	add	sp, #8
 8001696:	bd80      	pop	{r7, pc}

08001698 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800169c:	2000      	movs	r0, #0
 800169e:	f7ff fff1 	bl	8001684 <BSP_PB_Callback>
}
 80016a2:	46c0      	nop			@ (mov r8, r8)
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80016ae:	4b12      	ldr	r3, [pc, #72]	@ (80016f8 <SystemInit+0x50>)
 80016b0:	2280      	movs	r2, #128	@ 0x80
 80016b2:	0512      	lsls	r2, r2, #20
 80016b4:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 80016b6:	4a11      	ldr	r2, [pc, #68]	@ (80016fc <SystemInit+0x54>)
 80016b8:	2380      	movs	r3, #128	@ 0x80
 80016ba:	58d3      	ldr	r3, [r2, r3]
 80016bc:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 80016be:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <SystemInit+0x54>)
 80016c0:	6a1b      	ldr	r3, [r3, #32]
 80016c2:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	2380      	movs	r3, #128	@ 0x80
 80016c8:	025b      	lsls	r3, r3, #9
 80016ca:	4013      	ands	r3, r2
 80016cc:	d010      	beq.n	80016f0 <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	22ff      	movs	r2, #255	@ 0xff
 80016d2:	4013      	ands	r3, r2
 80016d4:	2bcc      	cmp	r3, #204	@ 0xcc
 80016d6:	d00b      	beq.n	80016f0 <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	22ff      	movs	r2, #255	@ 0xff
 80016dc:	4013      	ands	r3, r2
 80016de:	2baa      	cmp	r3, #170	@ 0xaa
 80016e0:	d006      	beq.n	80016f0 <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 80016e2:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <SystemInit+0x54>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	4b05      	ldr	r3, [pc, #20]	@ (80016fc <SystemInit+0x54>)
 80016e8:	2180      	movs	r1, #128	@ 0x80
 80016ea:	02c9      	lsls	r1, r1, #11
 80016ec:	430a      	orrs	r2, r1
 80016ee:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 80016f0:	46c0      	nop			@ (mov r8, r8)
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b002      	add	sp, #8
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	e000ed00 	.word	0xe000ed00
 80016fc:	40022000 	.word	0x40022000

08001700 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001706:	1dfb      	adds	r3, r7, #7
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800170c:	2000      	movs	r0, #0
 800170e:	f000 f80f 	bl	8001730 <HAL_InitTick>
 8001712:	1e03      	subs	r3, r0, #0
 8001714:	d003      	beq.n	800171e <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001716:	1dfb      	adds	r3, r7, #7
 8001718:	2201      	movs	r2, #1
 800171a:	701a      	strb	r2, [r3, #0]
 800171c:	e001      	b.n	8001722 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800171e:	f7ff fcfd 	bl	800111c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001722:	1dfb      	adds	r3, r7, #7
 8001724:	781b      	ldrb	r3, [r3, #0]
}
 8001726:	0018      	movs	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	b002      	add	sp, #8
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001738:	230f      	movs	r3, #15
 800173a:	18fb      	adds	r3, r7, r3
 800173c:	2200      	movs	r2, #0
 800173e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0U)
 8001740:	4b1d      	ldr	r3, [pc, #116]	@ (80017b8 <HAL_InitTick+0x88>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d02b      	beq.n	80017a0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001748:	4b1c      	ldr	r3, [pc, #112]	@ (80017bc <HAL_InitTick+0x8c>)
 800174a:	681c      	ldr	r4, [r3, #0]
 800174c:	4b1a      	ldr	r3, [pc, #104]	@ (80017b8 <HAL_InitTick+0x88>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	0019      	movs	r1, r3
 8001752:	23fa      	movs	r3, #250	@ 0xfa
 8001754:	0098      	lsls	r0, r3, #2
 8001756:	f7fe fce9 	bl	800012c <__udivsi3>
 800175a:	0003      	movs	r3, r0
 800175c:	0019      	movs	r1, r3
 800175e:	0020      	movs	r0, r4
 8001760:	f7fe fce4 	bl	800012c <__udivsi3>
 8001764:	0003      	movs	r3, r0
 8001766:	0018      	movs	r0, r3
 8001768:	f000 f94b 	bl	8001a02 <HAL_SYSTICK_Config>
 800176c:	1e03      	subs	r3, r0, #0
 800176e:	d112      	bne.n	8001796 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b03      	cmp	r3, #3
 8001774:	d80a      	bhi.n	800178c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	2301      	movs	r3, #1
 800177a:	425b      	negs	r3, r3
 800177c:	2200      	movs	r2, #0
 800177e:	0018      	movs	r0, r3
 8001780:	f000 f91a 	bl	80019b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001784:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <HAL_InitTick+0x90>)
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	e00d      	b.n	80017a8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800178c:	230f      	movs	r3, #15
 800178e:	18fb      	adds	r3, r7, r3
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]
 8001794:	e008      	b.n	80017a8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001796:	230f      	movs	r3, #15
 8001798:	18fb      	adds	r3, r7, r3
 800179a:	2201      	movs	r2, #1
 800179c:	701a      	strb	r2, [r3, #0]
 800179e:	e003      	b.n	80017a8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017a0:	230f      	movs	r3, #15
 80017a2:	18fb      	adds	r3, r7, r3
 80017a4:	2201      	movs	r2, #1
 80017a6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80017a8:	230f      	movs	r3, #15
 80017aa:	18fb      	adds	r3, r7, r3
 80017ac:	781b      	ldrb	r3, [r3, #0]
}
 80017ae:	0018      	movs	r0, r3
 80017b0:	46bd      	mov	sp, r7
 80017b2:	b005      	add	sp, #20
 80017b4:	bd90      	pop	{r4, r7, pc}
 80017b6:	46c0      	nop			@ (mov r8, r8)
 80017b8:	2000001c 	.word	0x2000001c
 80017bc:	20000014 	.word	0x20000014
 80017c0:	20000018 	.word	0x20000018

080017c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017c8:	4b05      	ldr	r3, [pc, #20]	@ (80017e0 <HAL_IncTick+0x1c>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	001a      	movs	r2, r3
 80017ce:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <HAL_IncTick+0x20>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	18d2      	adds	r2, r2, r3
 80017d4:	4b03      	ldr	r3, [pc, #12]	@ (80017e4 <HAL_IncTick+0x20>)
 80017d6:	601a      	str	r2, [r3, #0]
}
 80017d8:	46c0      	nop			@ (mov r8, r8)
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	46c0      	nop			@ (mov r8, r8)
 80017e0:	2000001c 	.word	0x2000001c
 80017e4:	20000234 	.word	0x20000234

080017e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  return uwTick;
 80017ec:	4b02      	ldr	r3, [pc, #8]	@ (80017f8 <HAL_GetTick+0x10>)
 80017ee:	681b      	ldr	r3, [r3, #0]
}
 80017f0:	0018      	movs	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	46c0      	nop			@ (mov r8, r8)
 80017f8:	20000234 	.word	0x20000234

080017fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001804:	f7ff fff0 	bl	80017e8 <HAL_GetTick>
 8001808:	0003      	movs	r3, r0
 800180a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	3301      	adds	r3, #1
 8001814:	d005      	beq.n	8001822 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001816:	4b0a      	ldr	r3, [pc, #40]	@ (8001840 <HAL_Delay+0x44>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	001a      	movs	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	189b      	adds	r3, r3, r2
 8001820:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001822:	46c0      	nop			@ (mov r8, r8)
 8001824:	f7ff ffe0 	bl	80017e8 <HAL_GetTick>
 8001828:	0002      	movs	r2, r0
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	429a      	cmp	r2, r3
 8001832:	d8f7      	bhi.n	8001824 <HAL_Delay+0x28>
  {
  }
}
 8001834:	46c0      	nop			@ (mov r8, r8)
 8001836:	46c0      	nop			@ (mov r8, r8)
 8001838:	46bd      	mov	sp, r7
 800183a:	b004      	add	sp, #16
 800183c:	bd80      	pop	{r7, pc}
 800183e:	46c0      	nop			@ (mov r8, r8)
 8001840:	2000001c 	.word	0x2000001c

08001844 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001848:	4b04      	ldr	r3, [pc, #16]	@ (800185c <HAL_SuspendTick+0x18>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4b03      	ldr	r3, [pc, #12]	@ (800185c <HAL_SuspendTick+0x18>)
 800184e:	2102      	movs	r1, #2
 8001850:	438a      	bics	r2, r1
 8001852:	601a      	str	r2, [r3, #0]
}
 8001854:	46c0      	nop			@ (mov r8, r8)
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	46c0      	nop			@ (mov r8, r8)
 800185c:	e000e010 	.word	0xe000e010

08001860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	0002      	movs	r2, r0
 8001868:	1dfb      	adds	r3, r7, #7
 800186a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800186c:	1dfb      	adds	r3, r7, #7
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b7f      	cmp	r3, #127	@ 0x7f
 8001872:	d809      	bhi.n	8001888 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001874:	1dfb      	adds	r3, r7, #7
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	001a      	movs	r2, r3
 800187a:	231f      	movs	r3, #31
 800187c:	401a      	ands	r2, r3
 800187e:	4b04      	ldr	r3, [pc, #16]	@ (8001890 <__NVIC_EnableIRQ+0x30>)
 8001880:	2101      	movs	r1, #1
 8001882:	4091      	lsls	r1, r2
 8001884:	000a      	movs	r2, r1
 8001886:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001888:	46c0      	nop			@ (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	b002      	add	sp, #8
 800188e:	bd80      	pop	{r7, pc}
 8001890:	e000e100 	.word	0xe000e100

08001894 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	0002      	movs	r2, r0
 800189c:	6039      	str	r1, [r7, #0]
 800189e:	1dfb      	adds	r3, r7, #7
 80018a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80018a2:	1dfb      	adds	r3, r7, #7
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80018a8:	d828      	bhi.n	80018fc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018aa:	4a2f      	ldr	r2, [pc, #188]	@ (8001968 <__NVIC_SetPriority+0xd4>)
 80018ac:	1dfb      	adds	r3, r7, #7
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	089b      	lsrs	r3, r3, #2
 80018b4:	33c0      	adds	r3, #192	@ 0xc0
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	589b      	ldr	r3, [r3, r2]
 80018ba:	1dfa      	adds	r2, r7, #7
 80018bc:	7812      	ldrb	r2, [r2, #0]
 80018be:	0011      	movs	r1, r2
 80018c0:	2203      	movs	r2, #3
 80018c2:	400a      	ands	r2, r1
 80018c4:	00d2      	lsls	r2, r2, #3
 80018c6:	21ff      	movs	r1, #255	@ 0xff
 80018c8:	4091      	lsls	r1, r2
 80018ca:	000a      	movs	r2, r1
 80018cc:	43d2      	mvns	r2, r2
 80018ce:	401a      	ands	r2, r3
 80018d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	019b      	lsls	r3, r3, #6
 80018d6:	22ff      	movs	r2, #255	@ 0xff
 80018d8:	401a      	ands	r2, r3
 80018da:	1dfb      	adds	r3, r7, #7
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	0018      	movs	r0, r3
 80018e0:	2303      	movs	r3, #3
 80018e2:	4003      	ands	r3, r0
 80018e4:	00db      	lsls	r3, r3, #3
 80018e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018e8:	481f      	ldr	r0, [pc, #124]	@ (8001968 <__NVIC_SetPriority+0xd4>)
 80018ea:	1dfb      	adds	r3, r7, #7
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	b25b      	sxtb	r3, r3
 80018f0:	089b      	lsrs	r3, r3, #2
 80018f2:	430a      	orrs	r2, r1
 80018f4:	33c0      	adds	r3, #192	@ 0xc0
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80018fa:	e031      	b.n	8001960 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018fc:	4a1b      	ldr	r2, [pc, #108]	@ (800196c <__NVIC_SetPriority+0xd8>)
 80018fe:	1dfb      	adds	r3, r7, #7
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	0019      	movs	r1, r3
 8001904:	230f      	movs	r3, #15
 8001906:	400b      	ands	r3, r1
 8001908:	3b08      	subs	r3, #8
 800190a:	089b      	lsrs	r3, r3, #2
 800190c:	3306      	adds	r3, #6
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	18d3      	adds	r3, r2, r3
 8001912:	3304      	adds	r3, #4
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	1dfa      	adds	r2, r7, #7
 8001918:	7812      	ldrb	r2, [r2, #0]
 800191a:	0011      	movs	r1, r2
 800191c:	2203      	movs	r2, #3
 800191e:	400a      	ands	r2, r1
 8001920:	00d2      	lsls	r2, r2, #3
 8001922:	21ff      	movs	r1, #255	@ 0xff
 8001924:	4091      	lsls	r1, r2
 8001926:	000a      	movs	r2, r1
 8001928:	43d2      	mvns	r2, r2
 800192a:	401a      	ands	r2, r3
 800192c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	019b      	lsls	r3, r3, #6
 8001932:	22ff      	movs	r2, #255	@ 0xff
 8001934:	401a      	ands	r2, r3
 8001936:	1dfb      	adds	r3, r7, #7
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	0018      	movs	r0, r3
 800193c:	2303      	movs	r3, #3
 800193e:	4003      	ands	r3, r0
 8001940:	00db      	lsls	r3, r3, #3
 8001942:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001944:	4809      	ldr	r0, [pc, #36]	@ (800196c <__NVIC_SetPriority+0xd8>)
 8001946:	1dfb      	adds	r3, r7, #7
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	001c      	movs	r4, r3
 800194c:	230f      	movs	r3, #15
 800194e:	4023      	ands	r3, r4
 8001950:	3b08      	subs	r3, #8
 8001952:	089b      	lsrs	r3, r3, #2
 8001954:	430a      	orrs	r2, r1
 8001956:	3306      	adds	r3, #6
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	18c3      	adds	r3, r0, r3
 800195c:	3304      	adds	r3, #4
 800195e:	601a      	str	r2, [r3, #0]
}
 8001960:	46c0      	nop			@ (mov r8, r8)
 8001962:	46bd      	mov	sp, r7
 8001964:	b003      	add	sp, #12
 8001966:	bd90      	pop	{r4, r7, pc}
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	1e5a      	subs	r2, r3, #1
 800197c:	2380      	movs	r3, #128	@ 0x80
 800197e:	045b      	lsls	r3, r3, #17
 8001980:	429a      	cmp	r2, r3
 8001982:	d301      	bcc.n	8001988 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001984:	2301      	movs	r3, #1
 8001986:	e010      	b.n	80019aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001988:	4b0a      	ldr	r3, [pc, #40]	@ (80019b4 <SysTick_Config+0x44>)
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	3a01      	subs	r2, #1
 800198e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001990:	2301      	movs	r3, #1
 8001992:	425b      	negs	r3, r3
 8001994:	2103      	movs	r1, #3
 8001996:	0018      	movs	r0, r3
 8001998:	f7ff ff7c 	bl	8001894 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800199c:	4b05      	ldr	r3, [pc, #20]	@ (80019b4 <SysTick_Config+0x44>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019a2:	4b04      	ldr	r3, [pc, #16]	@ (80019b4 <SysTick_Config+0x44>)
 80019a4:	2207      	movs	r2, #7
 80019a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	0018      	movs	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b002      	add	sp, #8
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	46c0      	nop			@ (mov r8, r8)
 80019b4:	e000e010 	.word	0xe000e010

080019b8 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60b9      	str	r1, [r7, #8]
 80019c0:	607a      	str	r2, [r7, #4]
 80019c2:	210f      	movs	r1, #15
 80019c4:	187b      	adds	r3, r7, r1
 80019c6:	1c02      	adds	r2, r0, #0
 80019c8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	187b      	adds	r3, r7, r1
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	b25b      	sxtb	r3, r3
 80019d2:	0011      	movs	r1, r2
 80019d4:	0018      	movs	r0, r3
 80019d6:	f7ff ff5d 	bl	8001894 <__NVIC_SetPriority>
}
 80019da:	46c0      	nop			@ (mov r8, r8)
 80019dc:	46bd      	mov	sp, r7
 80019de:	b004      	add	sp, #16
 80019e0:	bd80      	pop	{r7, pc}

080019e2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	0002      	movs	r2, r0
 80019ea:	1dfb      	adds	r3, r7, #7
 80019ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019ee:	1dfb      	adds	r3, r7, #7
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b25b      	sxtb	r3, r3
 80019f4:	0018      	movs	r0, r3
 80019f6:	f7ff ff33 	bl	8001860 <__NVIC_EnableIRQ>
}
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	b002      	add	sp, #8
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	f7ff ffaf 	bl	8001970 <SysTick_Config>
 8001a12:	0003      	movs	r3, r0
}
 8001a14:	0018      	movs	r0, r3
 8001a16:	46bd      	mov	sp, r7
 8001a18:	b002      	add	sp, #8
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001a20:	f7ff fb12 	bl	8001048 <HAL_SYSTICK_Callback>
}
 8001a24:	46c0      	nop			@ (mov r8, r8)
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	60f8      	str	r0, [r7, #12]
 8001a32:	607a      	str	r2, [r7, #4]
 8001a34:	200b      	movs	r0, #11
 8001a36:	183b      	adds	r3, r7, r0
 8001a38:	1c0a      	adds	r2, r1, #0
 8001a3a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a3c:	2317      	movs	r3, #23
 8001a3e:	18fb      	adds	r3, r7, r3
 8001a40:	2200      	movs	r2, #0
 8001a42:	701a      	strb	r2, [r3, #0]

  switch (CallbackID)
 8001a44:	183b      	adds	r3, r7, r0
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d010      	beq.n	8001a6e <HAL_EXTI_RegisterCallback+0x44>
 8001a4c:	dc13      	bgt.n	8001a76 <HAL_EXTI_RegisterCallback+0x4c>
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d002      	beq.n	8001a58 <HAL_EXTI_RegisterCallback+0x2e>
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d007      	beq.n	8001a66 <HAL_EXTI_RegisterCallback+0x3c>
 8001a56:	e00e      	b.n	8001a76 <HAL_EXTI_RegisterCallback+0x4c>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	687a      	ldr	r2, [r7, #4]
 8001a62:	609a      	str	r2, [r3, #8]
      break;
 8001a64:	e00c      	b.n	8001a80 <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	605a      	str	r2, [r3, #4]
      break;
 8001a6c:	e008      	b.n	8001a80 <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	609a      	str	r2, [r3, #8]
      break;
 8001a74:	e004      	b.n	8001a80 <HAL_EXTI_RegisterCallback+0x56>

    default:
      status = HAL_ERROR;
 8001a76:	2317      	movs	r3, #23
 8001a78:	18fb      	adds	r3, r7, r3
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	701a      	strb	r2, [r3, #0]
      break;
 8001a7e:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 8001a80:	2317      	movs	r3, #23
 8001a82:	18fb      	adds	r3, r7, r3
 8001a84:	781b      	ldrb	r3, [r3, #0]
}
 8001a86:	0018      	movs	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	b006      	add	sp, #24
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b082      	sub	sp, #8
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
 8001a96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e003      	b.n	8001aaa <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
  }
}
 8001aaa:	0018      	movs	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	b002      	add	sp, #8
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ac2:	e14d      	b.n	8001d60 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2101      	movs	r1, #1
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	4091      	lsls	r1, r2
 8001ace:	000a      	movs	r2, r1
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d100      	bne.n	8001adc <HAL_GPIO_Init+0x28>
 8001ada:	e13e      	b.n	8001d5a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2203      	movs	r2, #3
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d005      	beq.n	8001af4 <HAL_GPIO_Init+0x40>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	2203      	movs	r2, #3
 8001aee:	4013      	ands	r3, r2
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d130      	bne.n	8001b56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	2203      	movs	r2, #3
 8001b00:	409a      	lsls	r2, r3
 8001b02:	0013      	movs	r3, r2
 8001b04:	43da      	mvns	r2, r3
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	68da      	ldr	r2, [r3, #12]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	409a      	lsls	r2, r3
 8001b16:	0013      	movs	r3, r2
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	409a      	lsls	r2, r3
 8001b30:	0013      	movs	r3, r2
 8001b32:	43da      	mvns	r2, r3
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4013      	ands	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	091b      	lsrs	r3, r3, #4
 8001b40:	2201      	movs	r2, #1
 8001b42:	401a      	ands	r2, r3
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	409a      	lsls	r2, r3
 8001b48:	0013      	movs	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2203      	movs	r2, #3
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	2b03      	cmp	r3, #3
 8001b60:	d017      	beq.n	8001b92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	409a      	lsls	r2, r3
 8001b70:	0013      	movs	r3, r2
 8001b72:	43da      	mvns	r2, r3
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	4013      	ands	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	689a      	ldr	r2, [r3, #8]
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	409a      	lsls	r2, r3
 8001b84:	0013      	movs	r3, r2
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2203      	movs	r2, #3
 8001b98:	4013      	ands	r3, r2
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d123      	bne.n	8001be6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	08da      	lsrs	r2, r3, #3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3208      	adds	r2, #8
 8001ba6:	0092      	lsls	r2, r2, #2
 8001ba8:	58d3      	ldr	r3, [r2, r3]
 8001baa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	2207      	movs	r2, #7
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	220f      	movs	r2, #15
 8001bb6:	409a      	lsls	r2, r3
 8001bb8:	0013      	movs	r3, r2
 8001bba:	43da      	mvns	r2, r3
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	691a      	ldr	r2, [r3, #16]
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	2107      	movs	r1, #7
 8001bca:	400b      	ands	r3, r1
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	409a      	lsls	r2, r3
 8001bd0:	0013      	movs	r3, r2
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	08da      	lsrs	r2, r3, #3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3208      	adds	r2, #8
 8001be0:	0092      	lsls	r2, r2, #2
 8001be2:	6939      	ldr	r1, [r7, #16]
 8001be4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	0013      	movs	r3, r2
 8001bf6:	43da      	mvns	r2, r3
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2203      	movs	r2, #3
 8001c04:	401a      	ands	r2, r3
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	0013      	movs	r3, r2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	23c0      	movs	r3, #192	@ 0xc0
 8001c20:	029b      	lsls	r3, r3, #10
 8001c22:	4013      	ands	r3, r2
 8001c24:	d100      	bne.n	8001c28 <HAL_GPIO_Init+0x174>
 8001c26:	e098      	b.n	8001d5a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001c28:	4a53      	ldr	r2, [pc, #332]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	3318      	adds	r3, #24
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	589b      	ldr	r3, [r3, r2]
 8001c34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	2203      	movs	r2, #3
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	220f      	movs	r2, #15
 8001c40:	409a      	lsls	r2, r3
 8001c42:	0013      	movs	r3, r2
 8001c44:	43da      	mvns	r2, r3
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	23a0      	movs	r3, #160	@ 0xa0
 8001c50:	05db      	lsls	r3, r3, #23
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d019      	beq.n	8001c8a <HAL_GPIO_Init+0x1d6>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a48      	ldr	r2, [pc, #288]	@ (8001d7c <HAL_GPIO_Init+0x2c8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d013      	beq.n	8001c86 <HAL_GPIO_Init+0x1d2>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a47      	ldr	r2, [pc, #284]	@ (8001d80 <HAL_GPIO_Init+0x2cc>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d00d      	beq.n	8001c82 <HAL_GPIO_Init+0x1ce>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a46      	ldr	r2, [pc, #280]	@ (8001d84 <HAL_GPIO_Init+0x2d0>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d007      	beq.n	8001c7e <HAL_GPIO_Init+0x1ca>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a45      	ldr	r2, [pc, #276]	@ (8001d88 <HAL_GPIO_Init+0x2d4>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d101      	bne.n	8001c7a <HAL_GPIO_Init+0x1c6>
 8001c76:	2305      	movs	r3, #5
 8001c78:	e008      	b.n	8001c8c <HAL_GPIO_Init+0x1d8>
 8001c7a:	2306      	movs	r3, #6
 8001c7c:	e006      	b.n	8001c8c <HAL_GPIO_Init+0x1d8>
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e004      	b.n	8001c8c <HAL_GPIO_Init+0x1d8>
 8001c82:	2302      	movs	r3, #2
 8001c84:	e002      	b.n	8001c8c <HAL_GPIO_Init+0x1d8>
 8001c86:	2301      	movs	r3, #1
 8001c88:	e000      	b.n	8001c8c <HAL_GPIO_Init+0x1d8>
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	2103      	movs	r1, #3
 8001c90:	400a      	ands	r2, r1
 8001c92:	00d2      	lsls	r2, r2, #3
 8001c94:	4093      	lsls	r3, r2
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001c9c:	4936      	ldr	r1, [pc, #216]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	089b      	lsrs	r3, r3, #2
 8001ca2:	3318      	adds	r3, #24
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001caa:	4b33      	ldr	r3, [pc, #204]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	43da      	mvns	r2, r3
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685a      	ldr	r2, [r3, #4]
 8001cbe:	2380      	movs	r3, #128	@ 0x80
 8001cc0:	035b      	lsls	r3, r3, #13
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d003      	beq.n	8001cce <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cce:	4b2a      	ldr	r3, [pc, #168]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001cd4:	4b28      	ldr	r3, [pc, #160]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	43da      	mvns	r2, r3
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	2380      	movs	r3, #128	@ 0x80
 8001cea:	039b      	lsls	r3, r3, #14
 8001cec:	4013      	ands	r3, r2
 8001cee:	d003      	beq.n	8001cf8 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001d00:	2384      	movs	r3, #132	@ 0x84
 8001d02:	58d3      	ldr	r3, [r2, r3]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	43da      	mvns	r2, r3
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685a      	ldr	r2, [r3, #4]
 8001d14:	2380      	movs	r3, #128	@ 0x80
 8001d16:	029b      	lsls	r3, r3, #10
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d003      	beq.n	8001d24 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d24:	4914      	ldr	r1, [pc, #80]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001d26:	2284      	movs	r2, #132	@ 0x84
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001d2c:	4a12      	ldr	r2, [pc, #72]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001d2e:	2380      	movs	r3, #128	@ 0x80
 8001d30:	58d3      	ldr	r3, [r2, r3]
 8001d32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	43da      	mvns	r2, r3
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685a      	ldr	r2, [r3, #4]
 8001d42:	2380      	movs	r3, #128	@ 0x80
 8001d44:	025b      	lsls	r3, r3, #9
 8001d46:	4013      	ands	r3, r2
 8001d48:	d003      	beq.n	8001d52 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d52:	4909      	ldr	r1, [pc, #36]	@ (8001d78 <HAL_GPIO_Init+0x2c4>)
 8001d54:	2280      	movs	r2, #128	@ 0x80
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	40da      	lsrs	r2, r3
 8001d68:	1e13      	subs	r3, r2, #0
 8001d6a:	d000      	beq.n	8001d6e <HAL_GPIO_Init+0x2ba>
 8001d6c:	e6aa      	b.n	8001ac4 <HAL_GPIO_Init+0x10>
  }
}
 8001d6e:	46c0      	nop			@ (mov r8, r8)
 8001d70:	46c0      	nop			@ (mov r8, r8)
 8001d72:	46bd      	mov	sp, r7
 8001d74:	b006      	add	sp, #24
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40021800 	.word	0x40021800
 8001d7c:	50000400 	.word	0x50000400
 8001d80:	50000800 	.word	0x50000800
 8001d84:	50000c00 	.word	0x50000c00
 8001d88:	50001400 	.word	0x50001400

08001d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	0008      	movs	r0, r1
 8001d96:	0011      	movs	r1, r2
 8001d98:	1cbb      	adds	r3, r7, #2
 8001d9a:	1c02      	adds	r2, r0, #0
 8001d9c:	801a      	strh	r2, [r3, #0]
 8001d9e:	1c7b      	adds	r3, r7, #1
 8001da0:	1c0a      	adds	r2, r1, #0
 8001da2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001da4:	1c7b      	adds	r3, r7, #1
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d004      	beq.n	8001db6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dac:	1cbb      	adds	r3, r7, #2
 8001dae:	881a      	ldrh	r2, [r3, #0]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001db4:	e003      	b.n	8001dbe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001db6:	1cbb      	adds	r3, r7, #2
 8001db8:	881a      	ldrh	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001dbe:	46c0      	nop			@ (mov r8, r8)
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	b002      	add	sp, #8
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b084      	sub	sp, #16
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
 8001dce:	000a      	movs	r2, r1
 8001dd0:	1cbb      	adds	r3, r7, #2
 8001dd2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001dda:	1cbb      	adds	r3, r7, #2
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	4013      	ands	r3, r2
 8001de2:	041a      	lsls	r2, r3, #16
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	43db      	mvns	r3, r3
 8001de8:	1cb9      	adds	r1, r7, #2
 8001dea:	8809      	ldrh	r1, [r1, #0]
 8001dec:	400b      	ands	r3, r1
 8001dee:	431a      	orrs	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	619a      	str	r2, [r3, #24]
}
 8001df4:	46c0      	nop			@ (mov r8, r8)
 8001df6:	46bd      	mov	sp, r7
 8001df8:	b004      	add	sp, #16
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	0002      	movs	r2, r0
 8001e04:	1dbb      	adds	r3, r7, #6
 8001e06:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8001e08:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	1dba      	adds	r2, r7, #6
 8001e0e:	8812      	ldrh	r2, [r2, #0]
 8001e10:	4013      	ands	r3, r2
 8001e12:	d008      	beq.n	8001e26 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001e14:	4b0d      	ldr	r3, [pc, #52]	@ (8001e4c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001e16:	1dba      	adds	r2, r7, #6
 8001e18:	8812      	ldrh	r2, [r2, #0]
 8001e1a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001e1c:	1dbb      	adds	r3, r7, #6
 8001e1e:	881b      	ldrh	r3, [r3, #0]
 8001e20:	0018      	movs	r0, r3
 8001e22:	f000 f815 	bl	8001e50 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8001e26:	4b09      	ldr	r3, [pc, #36]	@ (8001e4c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	1dba      	adds	r2, r7, #6
 8001e2c:	8812      	ldrh	r2, [r2, #0]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d008      	beq.n	8001e44 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001e32:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001e34:	1dba      	adds	r2, r7, #6
 8001e36:	8812      	ldrh	r2, [r2, #0]
 8001e38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001e3a:	1dbb      	adds	r3, r7, #6
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f7ff f91a 	bl	8001078 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001e44:	46c0      	nop			@ (mov r8, r8)
 8001e46:	46bd      	mov	sp, r7
 8001e48:	b002      	add	sp, #8
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40021800 	.word	0x40021800

08001e50 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	0002      	movs	r2, r0
 8001e58:	1dbb      	adds	r3, r7, #6
 8001e5a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001e5c:	46c0      	nop			@ (mov r8, r8)
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b002      	add	sp, #8
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e139      	b.n	80020ea <HAL_LPTIM_Init+0x286>
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2252      	movs	r2, #82	@ 0x52
 8001e7a:	5c9b      	ldrb	r3, [r3, r2]
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d113      	bne.n	8001eaa <HAL_LPTIM_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2251      	movs	r2, #81	@ 0x51
 8001e86:	2100      	movs	r1, #0
 8001e88:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    LPTIM_ResetCallback(hlptim);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f000 fce5 	bl	800285c <LPTIM_ResetCallback>

    if (hlptim->MspInitCallback == NULL)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d102      	bne.n	8001ea0 <HAL_LPTIM_Init+0x3c>
    {
      hlptim->MspInitCallback = HAL_LPTIM_MspInit;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a95      	ldr	r2, [pc, #596]	@ (80020f4 <HAL_LPTIM_Init+0x290>)
 8001e9e:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	0010      	movs	r0, r2
 8001ea8:	4798      	blx	r3
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2252      	movs	r2, #82	@ 0x52
 8001eae:	2102      	movs	r1, #2
 8001eb0:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	691a      	ldr	r2, [r3, #16]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2280      	movs	r2, #128	@ 0x80
 8001ec8:	0052      	lsls	r2, r2, #1
 8001eca:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ed4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8001ed6:	2380      	movs	r3, #128	@ 0x80
 8001ed8:	005a      	lsls	r2, r3, #1
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	0011      	movs	r1, r2
 8001ede:	0018      	movs	r0, r3
 8001ee0:	f000 fd10 	bl	8002904 <LPTIM_WaitForFlag>
 8001ee4:	0003      	movs	r3, r0
 8001ee6:	2b03      	cmp	r3, #3
 8001ee8:	d101      	bne.n	8001eee <HAL_LPTIM_Init+0x8a>
  {
    return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e0fd      	b.n	80020ea <HAL_LPTIM_Init+0x286>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2210      	movs	r2, #16
 8001ef4:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6a12      	ldr	r2, [r2, #32]
 8001efe:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2110      	movs	r1, #16
 8001f04:	0018      	movs	r0, r3
 8001f06:	f000 fcfd 	bl	8002904 <LPTIM_WaitForFlag>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	2b03      	cmp	r3, #3
 8001f0e:	d101      	bne.n	8001f14 <HAL_LPTIM_Init+0xb0>
  {
    return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e0ea      	b.n	80020ea <HAL_LPTIM_Init+0x286>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a77      	ldr	r2, [pc, #476]	@ (80020f8 <HAL_LPTIM_Init+0x294>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d004      	beq.n	8001f28 <HAL_LPTIM_Init+0xc4>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a76      	ldr	r2, [pc, #472]	@ (80020fc <HAL_LPTIM_Init+0x298>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d101      	bne.n	8001f2c <HAL_LPTIM_Init+0xc8>
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <HAL_LPTIM_Init+0xca>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d122      	bne.n	8001f78 <HAL_LPTIM_Init+0x114>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f38:	2202      	movs	r2, #2
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d149      	bne.n	8001fd2 <HAL_LPTIM_Init+0x16e>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f44:	2380      	movs	r3, #128	@ 0x80
 8001f46:	029b      	lsls	r3, r3, #10
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d142      	bne.n	8001fd2 <HAL_LPTIM_Init+0x16e>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	2202      	movs	r2, #2
 8001f54:	4013      	ands	r3, r2
 8001f56:	d13c      	bne.n	8001fd2 <HAL_LPTIM_Init+0x16e>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f5e:	2380      	movs	r3, #128	@ 0x80
 8001f60:	029b      	lsls	r3, r3, #10
 8001f62:	4013      	ands	r3, r2
 8001f64:	d135      	bne.n	8001fd2 <HAL_LPTIM_Init+0x16e>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	691a      	ldr	r2, [r3, #16]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2101      	movs	r1, #1
 8001f72:	438a      	bics	r2, r1
 8001f74:	611a      	str	r2, [r3, #16]
 8001f76:	e02c      	b.n	8001fd2 <HAL_LPTIM_Init+0x16e>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a5e      	ldr	r2, [pc, #376]	@ (80020f8 <HAL_LPTIM_Init+0x294>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d004      	beq.n	8001f8c <HAL_LPTIM_Init+0x128>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a5d      	ldr	r2, [pc, #372]	@ (80020fc <HAL_LPTIM_Init+0x298>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d101      	bne.n	8001f90 <HAL_LPTIM_Init+0x12c>
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e000      	b.n	8001f92 <HAL_LPTIM_Init+0x12e>
 8001f90:	2300      	movs	r3, #0
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d115      	bne.n	8001fc2 <HAL_LPTIM_Init+0x15e>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	d117      	bne.n	8001fd2 <HAL_LPTIM_Init+0x16e>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fa8:	2380      	movs	r3, #128	@ 0x80
 8001faa:	029b      	lsls	r3, r3, #10
 8001fac:	4013      	ands	r3, r2
 8001fae:	d110      	bne.n	8001fd2 <HAL_LPTIM_Init+0x16e>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	691a      	ldr	r2, [r3, #16]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2101      	movs	r1, #1
 8001fbc:	438a      	bics	r2, r1
 8001fbe:	611a      	str	r2, [r3, #16]
 8001fc0:	e007      	b.n	8001fd2 <HAL_LPTIM_Init+0x16e>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	691a      	ldr	r2, [r3, #16]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2101      	movs	r1, #1
 8001fce:	438a      	bics	r2, r1
 8001fd0:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d005      	beq.n	8001fee <HAL_LPTIM_Init+0x18a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fe6:	2380      	movs	r3, #128	@ 0x80
 8001fe8:	041b      	lsls	r3, r3, #16
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d103      	bne.n	8001ff6 <HAL_LPTIM_Init+0x192>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	221e      	movs	r2, #30
 8001ff2:	4393      	bics	r3, r2
 8001ff4:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	695b      	ldr	r3, [r3, #20]
 8001ffa:	4a41      	ldr	r2, [pc, #260]	@ (8002100 <HAL_LPTIM_Init+0x29c>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d003      	beq.n	8002008 <HAL_LPTIM_Init+0x1a4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4a40      	ldr	r2, [pc, #256]	@ (8002104 <HAL_LPTIM_Init+0x2a0>)
 8002004:	4013      	ands	r3, r2
 8002006:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4a3f      	ldr	r2, [pc, #252]	@ (8002108 <HAL_LPTIM_Init+0x2a4>)
 800200c:	4013      	ands	r3, r2
 800200e:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002018:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 800201e:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8002024:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4313      	orrs	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d107      	bne.n	8002044 <HAL_LPTIM_Init+0x1e0>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800203c:	4313      	orrs	r3, r2
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	4313      	orrs	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d005      	beq.n	8002058 <HAL_LPTIM_Init+0x1f4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002050:	2380      	movs	r3, #128	@ 0x80
 8002052:	041b      	lsls	r3, r3, #16
 8002054:	429a      	cmp	r2, r3
 8002056:	d107      	bne.n	8002068 <HAL_LPTIM_Init+0x204>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8002060:	4313      	orrs	r3, r2
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	4313      	orrs	r3, r2
 8002066:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	4a24      	ldr	r2, [pc, #144]	@ (8002100 <HAL_LPTIM_Init+0x29c>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d00a      	beq.n	8002088 <HAL_LPTIM_Init+0x224>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800207a:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8002080:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	4313      	orrs	r3, r2
 8002086:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
#if defined(LPTIM3)
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM3))
#else
  if (hlptim->Instance == LPTIM1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a18      	ldr	r2, [pc, #96]	@ (80020f8 <HAL_LPTIM_Init+0x294>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d108      	bne.n	80020ac <HAL_LPTIM_Init+0x248>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80020aa:	e009      	b.n	80020c0 <HAL_LPTIM_Init+0x25c>
  }
  else
  {
    if (hlptim->Instance == LPTIM2)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a12      	ldr	r2, [pc, #72]	@ (80020fc <HAL_LPTIM_Init+0x298>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d104      	bne.n	80020c0 <HAL_LPTIM_Init+0x25c>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80020be:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2253      	movs	r2, #83	@ 0x53
 80020c4:	2101      	movs	r1, #1
 80020c6:	5499      	strb	r1, [r3, r2]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2254      	movs	r2, #84	@ 0x54
 80020cc:	2101      	movs	r1, #1
 80020ce:	5499      	strb	r1, [r3, r2]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2255      	movs	r2, #85	@ 0x55
 80020d4:	2101      	movs	r1, #1
 80020d6:	5499      	strb	r1, [r3, r2]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2256      	movs	r2, #86	@ 0x56
 80020dc:	2101      	movs	r1, #1
 80020de:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2252      	movs	r2, #82	@ 0x52
 80020e4:	2101      	movs	r1, #1
 80020e6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	0018      	movs	r0, r3
 80020ec:	46bd      	mov	sp, r7
 80020ee:	b004      	add	sp, #16
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	46c0      	nop			@ (mov r8, r8)
 80020f4:	08001165 	.word	0x08001165
 80020f8:	40007c00 	.word	0x40007c00
 80020fc:	40009400 	.word	0x40009400
 8002100:	0000ffff 	.word	0x0000ffff
 8002104:	ffff1f3f 	.word	0xffff1f3f
 8002108:	ff39f1fe 	.word	0xff39f1fe

0800210c <HAL_LPTIM_Counter_Start_IT>:
  * @brief  Start the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2252      	movs	r2, #82	@ 0x52
 8002118:	2102      	movs	r1, #2
 800211a:	5499      	strb	r1, [r3, r2]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d00d      	beq.n	8002140 <HAL_LPTIM_Counter_Start_IT+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002128:	2380      	movs	r3, #128	@ 0x80
 800212a:	041b      	lsls	r3, r3, #16
 800212c:	429a      	cmp	r2, r3
 800212e:	d107      	bne.n	8002140 <HAL_LPTIM_Counter_Start_IT+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	491b      	ldr	r1, [pc, #108]	@ (80021a8 <HAL_LPTIM_Counter_Start_IT+0x9c>)
 800213c:	400a      	ands	r2, r1
 800213e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	691a      	ldr	r2, [r3, #16]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2101      	movs	r1, #1
 800214c:	430a      	orrs	r2, r1
 800214e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2280      	movs	r2, #128	@ 0x80
 8002156:	0452      	lsls	r2, r2, #17
 8002158:	605a      	str	r2, [r3, #4]

  /* Enable interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	21c9      	movs	r1, #201	@ 0xc9
 8002166:	0049      	lsls	r1, r1, #1
 8002168:	430a      	orrs	r2, r1
 800216a:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 800216c:	2380      	movs	r3, #128	@ 0x80
 800216e:	045a      	lsls	r2, r3, #17
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	0011      	movs	r1, r2
 8002174:	0018      	movs	r0, r3
 8002176:	f000 fbc5 	bl	8002904 <LPTIM_WaitForFlag>
 800217a:	0003      	movs	r3, r0
 800217c:	2b03      	cmp	r3, #3
 800217e:	d101      	bne.n	8002184 <HAL_LPTIM_Counter_Start_IT+0x78>
  {
    return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e00c      	b.n	800219e <HAL_LPTIM_Counter_Start_IT+0x92>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2104      	movs	r1, #4
 8002190:	430a      	orrs	r2, r1
 8002192:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2252      	movs	r2, #82	@ 0x52
 8002198:	2101      	movs	r1, #1
 800219a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800219c:	2300      	movs	r3, #0
}
 800219e:	0018      	movs	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b002      	add	sp, #8
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			@ (mov r8, r8)
 80021a8:	fffff1ff 	.word	0xfffff1ff

080021ac <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2201      	movs	r2, #1
 80021bc:	4013      	ands	r3, r2
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d124      	bne.n	800220c <HAL_LPTIM_IRQHandler+0x60>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	2201      	movs	r2, #1
 80021ca:	4013      	ands	r3, r2
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d11d      	bne.n	800220c <HAL_LPTIM_IRQHandler+0x60>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2201      	movs	r2, #1
 80021d6:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2238      	movs	r2, #56	@ 0x38
 80021dc:	2101      	movs	r1, #1
 80021de:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e6:	2201      	movs	r2, #1
 80021e8:	4013      	ands	r3, r2
 80021ea:	d006      	beq.n	80021fa <HAL_LPTIM_IRQHandler+0x4e>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	228c      	movs	r2, #140	@ 0x8c
 80021f0:	589b      	ldr	r3, [r3, r2]
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	0010      	movs	r0, r2
 80021f6:	4798      	blx	r3
 80021f8:	e004      	b.n	8002204 <HAL_LPTIM_IRQHandler+0x58>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	0010      	movs	r0, r2
 8002202:	4798      	blx	r3
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2238      	movs	r2, #56	@ 0x38
 8002208:	2100      	movs	r1, #0
 800220a:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	2380      	movs	r3, #128	@ 0x80
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	401a      	ands	r2, r3
 8002218:	2380      	movs	r3, #128	@ 0x80
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	429a      	cmp	r2, r3
 800221e:	d129      	bne.n	8002274 <HAL_LPTIM_IRQHandler+0xc8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	2380      	movs	r3, #128	@ 0x80
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	401a      	ands	r2, r3
 800222c:	2380      	movs	r3, #128	@ 0x80
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	429a      	cmp	r2, r3
 8002232:	d11f      	bne.n	8002274 <HAL_LPTIM_IRQHandler+0xc8>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2280      	movs	r2, #128	@ 0x80
 800223a:	0092      	lsls	r2, r2, #2
 800223c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2238      	movs	r2, #56	@ 0x38
 8002242:	2102      	movs	r1, #2
 8002244:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800224c:	2380      	movs	r3, #128	@ 0x80
 800224e:	025b      	lsls	r3, r3, #9
 8002250:	4013      	ands	r3, r2
 8002252:	d006      	beq.n	8002262 <HAL_LPTIM_IRQHandler+0xb6>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	228c      	movs	r2, #140	@ 0x8c
 8002258:	589b      	ldr	r3, [r3, r2]
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	0010      	movs	r0, r2
 800225e:	4798      	blx	r3
 8002260:	e004      	b.n	800226c <HAL_LPTIM_IRQHandler+0xc0>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	0010      	movs	r0, r2
 800226a:	4798      	blx	r3
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2238      	movs	r2, #56	@ 0x38
 8002270:	2100      	movs	r1, #0
 8002272:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3) != RESET)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	2380      	movs	r3, #128	@ 0x80
 800227c:	00db      	lsls	r3, r3, #3
 800227e:	401a      	ands	r2, r3
 8002280:	2380      	movs	r3, #128	@ 0x80
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	429a      	cmp	r2, r3
 8002286:	d128      	bne.n	80022da <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3) != RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	2380      	movs	r3, #128	@ 0x80
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	401a      	ands	r2, r3
 8002294:	2380      	movs	r3, #128	@ 0x80
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	429a      	cmp	r2, r3
 800229a:	d11e      	bne.n	80022da <HAL_LPTIM_IRQHandler+0x12e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2280      	movs	r2, #128	@ 0x80
 80022a2:	00d2      	lsls	r2, r2, #3
 80022a4:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2238      	movs	r2, #56	@ 0x38
 80022aa:	2104      	movs	r1, #4
 80022ac:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC3SEL) != 0x00U)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b4:	2201      	movs	r2, #1
 80022b6:	4013      	ands	r3, r2
 80022b8:	d006      	beq.n	80022c8 <HAL_LPTIM_IRQHandler+0x11c>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	228c      	movs	r2, #140	@ 0x8c
 80022be:	589b      	ldr	r3, [r3, r2]
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	0010      	movs	r0, r2
 80022c4:	4798      	blx	r3
 80022c6:	e004      	b.n	80022d2 <HAL_LPTIM_IRQHandler+0x126>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	0010      	movs	r0, r2
 80022d0:	4798      	blx	r3
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2238      	movs	r2, #56	@ 0x38
 80022d6:	2100      	movs	r1, #0
 80022d8:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4) != RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	2380      	movs	r3, #128	@ 0x80
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	401a      	ands	r2, r3
 80022e6:	2380      	movs	r3, #128	@ 0x80
 80022e8:	011b      	lsls	r3, r3, #4
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d129      	bne.n	8002342 <HAL_LPTIM_IRQHandler+0x196>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4) != RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	2380      	movs	r3, #128	@ 0x80
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	401a      	ands	r2, r3
 80022fa:	2380      	movs	r3, #128	@ 0x80
 80022fc:	011b      	lsls	r3, r3, #4
 80022fe:	429a      	cmp	r2, r3
 8002300:	d11f      	bne.n	8002342 <HAL_LPTIM_IRQHandler+0x196>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2280      	movs	r2, #128	@ 0x80
 8002308:	0112      	lsls	r2, r2, #4
 800230a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2238      	movs	r2, #56	@ 0x38
 8002310:	2108      	movs	r1, #8
 8002312:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC4SEL) != 0x00U)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800231a:	2380      	movs	r3, #128	@ 0x80
 800231c:	025b      	lsls	r3, r3, #9
 800231e:	4013      	ands	r3, r2
 8002320:	d006      	beq.n	8002330 <HAL_LPTIM_IRQHandler+0x184>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	228c      	movs	r2, #140	@ 0x8c
 8002326:	589b      	ldr	r3, [r3, r2]
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	0010      	movs	r0, r2
 800232c:	4798      	blx	r3
 800232e:	e004      	b.n	800233a <HAL_LPTIM_IRQHandler+0x18e>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	0010      	movs	r0, r2
 8002338:	4798      	blx	r3
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2238      	movs	r2, #56	@ 0x38
 800233e:	2100      	movs	r1, #0
 8002340:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	2380      	movs	r3, #128	@ 0x80
 800234a:	015b      	lsls	r3, r3, #5
 800234c:	401a      	ands	r2, r3
 800234e:	2380      	movs	r3, #128	@ 0x80
 8002350:	015b      	lsls	r3, r3, #5
 8002352:	429a      	cmp	r2, r3
 8002354:	d11c      	bne.n	8002390 <HAL_LPTIM_IRQHandler+0x1e4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	2380      	movs	r3, #128	@ 0x80
 800235e:	015b      	lsls	r3, r3, #5
 8002360:	401a      	ands	r2, r3
 8002362:	2380      	movs	r3, #128	@ 0x80
 8002364:	015b      	lsls	r3, r3, #5
 8002366:	429a      	cmp	r2, r3
 8002368:	d112      	bne.n	8002390 <HAL_LPTIM_IRQHandler+0x1e4>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2280      	movs	r2, #128	@ 0x80
 8002370:	0152      	lsls	r2, r2, #5
 8002372:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2238      	movs	r2, #56	@ 0x38
 8002378:	2101      	movs	r1, #1
 800237a:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2294      	movs	r2, #148	@ 0x94
 8002380:	589b      	ldr	r3, [r3, r2]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	0010      	movs	r0, r2
 8002386:	4798      	blx	r3
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2238      	movs	r2, #56	@ 0x38
 800238c:	2100      	movs	r1, #0
 800238e:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	2380      	movs	r3, #128	@ 0x80
 8002398:	019b      	lsls	r3, r3, #6
 800239a:	401a      	ands	r2, r3
 800239c:	2380      	movs	r3, #128	@ 0x80
 800239e:	019b      	lsls	r3, r3, #6
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d11c      	bne.n	80023de <HAL_LPTIM_IRQHandler+0x232>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	2380      	movs	r3, #128	@ 0x80
 80023ac:	019b      	lsls	r3, r3, #6
 80023ae:	401a      	ands	r2, r3
 80023b0:	2380      	movs	r3, #128	@ 0x80
 80023b2:	019b      	lsls	r3, r3, #6
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d112      	bne.n	80023de <HAL_LPTIM_IRQHandler+0x232>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2280      	movs	r2, #128	@ 0x80
 80023be:	0192      	lsls	r2, r2, #6
 80023c0:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2238      	movs	r2, #56	@ 0x38
 80023c6:	2102      	movs	r1, #2
 80023c8:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2294      	movs	r2, #148	@ 0x94
 80023ce:	589b      	ldr	r3, [r3, r2]
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	0010      	movs	r0, r2
 80023d4:	4798      	blx	r3
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2238      	movs	r2, #56	@ 0x38
 80023da:	2100      	movs	r1, #0
 80023dc:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3O) != RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	2380      	movs	r3, #128	@ 0x80
 80023e6:	01db      	lsls	r3, r3, #7
 80023e8:	401a      	ands	r2, r3
 80023ea:	2380      	movs	r3, #128	@ 0x80
 80023ec:	01db      	lsls	r3, r3, #7
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d11c      	bne.n	800242c <HAL_LPTIM_IRQHandler+0x280>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3O) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	2380      	movs	r3, #128	@ 0x80
 80023fa:	01db      	lsls	r3, r3, #7
 80023fc:	401a      	ands	r2, r3
 80023fe:	2380      	movs	r3, #128	@ 0x80
 8002400:	01db      	lsls	r3, r3, #7
 8002402:	429a      	cmp	r2, r3
 8002404:	d112      	bne.n	800242c <HAL_LPTIM_IRQHandler+0x280>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3O);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2280      	movs	r2, #128	@ 0x80
 800240c:	01d2      	lsls	r2, r2, #7
 800240e:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2238      	movs	r2, #56	@ 0x38
 8002414:	2104      	movs	r1, #4
 8002416:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2294      	movs	r2, #148	@ 0x94
 800241c:	589b      	ldr	r3, [r3, r2]
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	0010      	movs	r0, r2
 8002422:	4798      	blx	r3
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2238      	movs	r2, #56	@ 0x38
 8002428:	2100      	movs	r1, #0
 800242a:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4O) != RESET)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	2380      	movs	r3, #128	@ 0x80
 8002434:	021b      	lsls	r3, r3, #8
 8002436:	401a      	ands	r2, r3
 8002438:	2380      	movs	r3, #128	@ 0x80
 800243a:	021b      	lsls	r3, r3, #8
 800243c:	429a      	cmp	r2, r3
 800243e:	d11c      	bne.n	800247a <HAL_LPTIM_IRQHandler+0x2ce>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4O) != RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	2380      	movs	r3, #128	@ 0x80
 8002448:	021b      	lsls	r3, r3, #8
 800244a:	401a      	ands	r2, r3
 800244c:	2380      	movs	r3, #128	@ 0x80
 800244e:	021b      	lsls	r3, r3, #8
 8002450:	429a      	cmp	r2, r3
 8002452:	d112      	bne.n	800247a <HAL_LPTIM_IRQHandler+0x2ce>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4O);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2280      	movs	r2, #128	@ 0x80
 800245a:	0212      	lsls	r2, r2, #8
 800245c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2238      	movs	r2, #56	@ 0x38
 8002462:	2108      	movs	r1, #8
 8002464:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2294      	movs	r2, #148	@ 0x94
 800246a:	589b      	ldr	r3, [r3, r2]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	0010      	movs	r0, r2
 8002470:	4798      	blx	r3
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2238      	movs	r2, #56	@ 0x38
 8002476:	2100      	movs	r1, #0
 8002478:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2202      	movs	r2, #2
 8002482:	4013      	ands	r3, r2
 8002484:	2b02      	cmp	r3, #2
 8002486:	d10f      	bne.n	80024a8 <HAL_LPTIM_IRQHandler+0x2fc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	2202      	movs	r2, #2
 8002490:	4013      	ands	r3, r2
 8002492:	2b02      	cmp	r3, #2
 8002494:	d108      	bne.n	80024a8 <HAL_LPTIM_IRQHandler+0x2fc>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2202      	movs	r2, #2
 800249c:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	0010      	movs	r0, r2
 80024a6:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2204      	movs	r2, #4
 80024b0:	4013      	ands	r3, r2
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	d10f      	bne.n	80024d6 <HAL_LPTIM_IRQHandler+0x32a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2204      	movs	r2, #4
 80024be:	4013      	ands	r3, r2
 80024c0:	2b04      	cmp	r3, #4
 80024c2:	d108      	bne.n	80024d6 <HAL_LPTIM_IRQHandler+0x32a>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2204      	movs	r2, #4
 80024ca:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	0010      	movs	r0, r2
 80024d4:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2208      	movs	r2, #8
 80024de:	4013      	ands	r3, r2
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d113      	bne.n	800250c <HAL_LPTIM_IRQHandler+0x360>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	2208      	movs	r2, #8
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b08      	cmp	r3, #8
 80024f0:	d10c      	bne.n	800250c <HAL_LPTIM_IRQHandler+0x360>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2208      	movs	r2, #8
 80024f8:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2238      	movs	r2, #56	@ 0x38
 80024fe:	2101      	movs	r1, #1
 8002500:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	0010      	movs	r0, r2
 800250a:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	2380      	movs	r3, #128	@ 0x80
 8002514:	031b      	lsls	r3, r3, #12
 8002516:	401a      	ands	r2, r3
 8002518:	2380      	movs	r3, #128	@ 0x80
 800251a:	031b      	lsls	r3, r3, #12
 800251c:	429a      	cmp	r2, r3
 800251e:	d117      	bne.n	8002550 <HAL_LPTIM_IRQHandler+0x3a4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	2380      	movs	r3, #128	@ 0x80
 8002528:	031b      	lsls	r3, r3, #12
 800252a:	401a      	ands	r2, r3
 800252c:	2380      	movs	r3, #128	@ 0x80
 800252e:	031b      	lsls	r3, r3, #12
 8002530:	429a      	cmp	r2, r3
 8002532:	d10d      	bne.n	8002550 <HAL_LPTIM_IRQHandler+0x3a4>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2280      	movs	r2, #128	@ 0x80
 800253a:	0312      	lsls	r2, r2, #12
 800253c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2238      	movs	r2, #56	@ 0x38
 8002542:	2102      	movs	r1, #2
 8002544:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	0010      	movs	r0, r2
 800254e:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2210      	movs	r2, #16
 8002558:	4013      	ands	r3, r2
 800255a:	2b10      	cmp	r3, #16
 800255c:	d10f      	bne.n	800257e <HAL_LPTIM_IRQHandler+0x3d2>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	2210      	movs	r2, #16
 8002566:	4013      	ands	r3, r2
 8002568:	2b10      	cmp	r3, #16
 800256a:	d108      	bne.n	800257e <HAL_LPTIM_IRQHandler+0x3d2>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2210      	movs	r2, #16
 8002572:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	0010      	movs	r0, r2
 800257c:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2220      	movs	r2, #32
 8002586:	4013      	ands	r3, r2
 8002588:	2b20      	cmp	r3, #32
 800258a:	d10f      	bne.n	80025ac <HAL_LPTIM_IRQHandler+0x400>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	2220      	movs	r2, #32
 8002594:	4013      	ands	r3, r2
 8002596:	2b20      	cmp	r3, #32
 8002598:	d108      	bne.n	80025ac <HAL_LPTIM_IRQHandler+0x400>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2220      	movs	r2, #32
 80025a0:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	0010      	movs	r0, r2
 80025aa:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2240      	movs	r2, #64	@ 0x40
 80025b4:	4013      	ands	r3, r2
 80025b6:	2b40      	cmp	r3, #64	@ 0x40
 80025b8:	d10f      	bne.n	80025da <HAL_LPTIM_IRQHandler+0x42e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	2240      	movs	r2, #64	@ 0x40
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b40      	cmp	r3, #64	@ 0x40
 80025c6:	d108      	bne.n	80025da <HAL_LPTIM_IRQHandler+0x42e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2240      	movs	r2, #64	@ 0x40
 80025ce:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	0010      	movs	r0, r2
 80025d8:	4798      	blx	r3
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2280      	movs	r2, #128	@ 0x80
 80025e2:	4013      	ands	r3, r2
 80025e4:	2b80      	cmp	r3, #128	@ 0x80
 80025e6:	d10f      	bne.n	8002608 <HAL_LPTIM_IRQHandler+0x45c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	2280      	movs	r2, #128	@ 0x80
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b80      	cmp	r3, #128	@ 0x80
 80025f4:	d108      	bne.n	8002608 <HAL_LPTIM_IRQHandler+0x45c>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2280      	movs	r2, #128	@ 0x80
 80025fc:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	0010      	movs	r0, r2
 8002606:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	2380      	movs	r3, #128	@ 0x80
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	401a      	ands	r2, r3
 8002614:	2380      	movs	r3, #128	@ 0x80
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	429a      	cmp	r2, r3
 800261a:	d114      	bne.n	8002646 <HAL_LPTIM_IRQHandler+0x49a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689a      	ldr	r2, [r3, #8]
 8002622:	2380      	movs	r3, #128	@ 0x80
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	401a      	ands	r2, r3
 8002628:	2380      	movs	r3, #128	@ 0x80
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	429a      	cmp	r2, r3
 800262e:	d10a      	bne.n	8002646 <HAL_LPTIM_IRQHandler+0x49a>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2280      	movs	r2, #128	@ 0x80
 8002636:	0052      	lsls	r2, r2, #1
 8002638:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2280      	movs	r2, #128	@ 0x80
 800263e:	589b      	ldr	r3, [r3, r2]
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	0010      	movs	r0, r2
 8002644:	4798      	blx	r3
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8002646:	46c0      	nop			@ (mov r8, r8)
 8002648:	46bd      	mov	sp, r7
 800264a:	b002      	add	sp, #8
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b082      	sub	sp, #8
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8002656:	46c0      	nop			@ (mov r8, r8)
 8002658:	46bd      	mov	sp, r7
 800265a:	b002      	add	sp, #8
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b082      	sub	sp, #8
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8002666:	46c0      	nop			@ (mov r8, r8)
 8002668:	46bd      	mov	sp, r7
 800266a:	b002      	add	sp, #8
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8002676:	46c0      	nop			@ (mov r8, r8)
 8002678:	46bd      	mov	sp, r7
 800267a:	b002      	add	sp, #8
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b082      	sub	sp, #8
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8002686:	46c0      	nop			@ (mov r8, r8)
 8002688:	46bd      	mov	sp, r7
 800268a:	b002      	add	sp, #8
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8002696:	46c0      	nop			@ (mov r8, r8)
 8002698:	46bd      	mov	sp, r7
 800269a:	b002      	add	sp, #8
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b082      	sub	sp, #8
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	46bd      	mov	sp, r7
 80026aa:	b002      	add	sp, #8
 80026ac:	bd80      	pop	{r7, pc}

080026ae <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b082      	sub	sp, #8
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80026b6:	46c0      	nop			@ (mov r8, r8)
 80026b8:	46bd      	mov	sp, r7
 80026ba:	b002      	add	sp, #8
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 80026c6:	46c0      	nop			@ (mov r8, r8)
 80026c8:	46bd      	mov	sp, r7
 80026ca:	b002      	add	sp, #8
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 80026d6:	46c0      	nop			@ (mov r8, r8)
 80026d8:	46bd      	mov	sp, r7
 80026da:	b002      	add	sp, #8
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026e6:	46c0      	nop			@ (mov r8, r8)
 80026e8:	46bd      	mov	sp, r7
 80026ea:	b002      	add	sp, #8
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 80026f6:	46c0      	nop			@ (mov r8, r8)
 80026f8:	46bd      	mov	sp, r7
 80026fa:	b002      	add	sp, #8
 80026fc:	bd80      	pop	{r7, pc}

080026fe <HAL_LPTIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  hlptim LPTIM IC handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureHalfCpltCallback(LPTIM_HandleTypeDef *hlptim)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b082      	sub	sp, #8
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8002706:	46c0      	nop			@ (mov r8, r8)
 8002708:	46bd      	mov	sp, r7
 800270a:	b002      	add	sp, #8
 800270c:	bd80      	pop	{r7, pc}

0800270e <HAL_LPTIM_UpdateEventHalfCpltCallback>:
  * @brief  Update event half complete callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventHalfCpltCallback(LPTIM_HandleTypeDef *hlptim)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b082      	sub	sp, #8
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventHalfCpltCallback could be implemented in the user file
   */
}
 8002716:	46c0      	nop			@ (mov r8, r8)
 8002718:	46bd      	mov	sp, r7
 800271a:	b002      	add	sp, #8
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_LPTIM_ErrorCallback>:
  * @brief  Error callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_ErrorCallback(LPTIM_HandleTypeDef *hlptim)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_ErrorCallback could be implemented in the user file
   */
}
 8002726:	46c0      	nop			@ (mov r8, r8)
 8002728:	46bd      	mov	sp, r7
 800272a:	b002      	add	sp, #8
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <HAL_LPTIM_RegisterCallback>:
  * @retval status
  */
HAL_StatusTypeDef HAL_LPTIM_RegisterCallback(LPTIM_HandleTypeDef        *hlptim,
                                             HAL_LPTIM_CallbackIDTypeDef CallbackID,
                                             pLPTIM_CallbackTypeDef      pCallback)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	607a      	str	r2, [r7, #4]
 800273a:	230b      	movs	r3, #11
 800273c:	18fb      	adds	r3, r7, r3
 800273e:	1c0a      	adds	r2, r1, #0
 8002740:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002742:	2317      	movs	r3, #23
 8002744:	18fb      	adds	r3, r7, r3
 8002746:	2200      	movs	r2, #0
 8002748:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <HAL_LPTIM_RegisterCallback+0x24>
  {
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e07c      	b.n	800284e <HAL_LPTIM_RegisterCallback+0x11e>
  }

  if (hlptim->State == HAL_LPTIM_STATE_READY)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2252      	movs	r2, #82	@ 0x52
 8002758:	5c9b      	ldrb	r3, [r3, r2]
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b01      	cmp	r3, #1
 800275e:	d154      	bne.n	800280a <HAL_LPTIM_RegisterCallback+0xda>
  {
    switch (CallbackID)
 8002760:	230b      	movs	r3, #11
 8002762:	18fb      	adds	r3, r7, r3
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b0f      	cmp	r3, #15
 8002768:	d84a      	bhi.n	8002800 <HAL_LPTIM_RegisterCallback+0xd0>
 800276a:	009a      	lsls	r2, r3, #2
 800276c:	4b3a      	ldr	r3, [pc, #232]	@ (8002858 <HAL_LPTIM_RegisterCallback+0x128>)
 800276e:	18d3      	adds	r3, r2, r3
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	469f      	mov	pc, r3
    {
      case HAL_LPTIM_MSPINIT_CB_ID :
        hlptim->MspInitCallback = pCallback;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800277a:	e065      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_MSPDEINIT_CB_ID :
        hlptim->MspDeInitCallback = pCallback;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8002782:	e061      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_COMPARE_MATCH_CB_ID :
        hlptim->CompareMatchCallback = pCallback;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800278a:	e05d      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_AUTORELOAD_MATCH_CB_ID :
        hlptim->AutoReloadMatchCallback = pCallback;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8002792:	e059      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_TRIGGER_CB_ID :
        hlptim->TriggerCallback = pCallback;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800279a:	e055      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_COMPARE_WRITE_CB_ID :
        hlptim->CompareWriteCallback = pCallback;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 80027a2:	e051      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_AUTORELOAD_WRITE_CB_ID :
        hlptim->AutoReloadWriteCallback = pCallback;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80027aa:	e04d      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_DIRECTION_UP_CB_ID :
        hlptim->DirectionUpCallback = pCallback;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80027b2:	e049      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_DIRECTION_DOWN_CB_ID :
        hlptim->DirectionDownCallback = pCallback;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80027ba:	e045      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_UPDATE_EVENT_CB_ID :
        hlptim->UpdateEventCallback = pCallback;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80027c2:	e041      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_REP_COUNTER_WRITE_CB_ID :
        hlptim->RepCounterWriteCallback = pCallback;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2180      	movs	r1, #128	@ 0x80
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	505a      	str	r2, [r3, r1]
        break;
 80027cc:	e03c      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_UPDATE_EVENT_HALF_CB_ID :
        hlptim->UpdateEventHalfCpltCallback = pCallback;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2184      	movs	r1, #132	@ 0x84
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	505a      	str	r2, [r3, r1]
        break;
 80027d6:	e037      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_ERROR_CB_ID :
        hlptim->ErrorCallback = pCallback;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2188      	movs	r1, #136	@ 0x88
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	505a      	str	r2, [r3, r1]
        break;
 80027e0:	e032      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_IC_CAPTURE_CB_ID :
        hlptim->IC_CaptureCallback = pCallback;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	218c      	movs	r1, #140	@ 0x8c
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	505a      	str	r2, [r3, r1]
        break;
 80027ea:	e02d      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_IC_CAPTURE_HALF_CB_ID :
        hlptim->IC_CaptureHalfCpltCallback = pCallback;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2190      	movs	r1, #144	@ 0x90
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	505a      	str	r2, [r3, r1]
        break;
 80027f4:	e028      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_OVER_CAPTURE_CB_ID :
        hlptim->IC_OverCaptureCallback = pCallback;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2194      	movs	r1, #148	@ 0x94
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	505a      	str	r2, [r3, r1]
        break;
 80027fe:	e023      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      default :
        /* Return error status */
        status =  HAL_ERROR;
 8002800:	2317      	movs	r3, #23
 8002802:	18fb      	adds	r3, r7, r3
 8002804:	2201      	movs	r2, #1
 8002806:	701a      	strb	r2, [r3, #0]
        break;
 8002808:	e01e      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>
    }
  }
  else if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2252      	movs	r2, #82	@ 0x52
 800280e:	5c9b      	ldrb	r3, [r3, r2]
 8002810:	b2db      	uxtb	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	d114      	bne.n	8002840 <HAL_LPTIM_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8002816:	230b      	movs	r3, #11
 8002818:	18fb      	adds	r3, r7, r3
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d002      	beq.n	8002826 <HAL_LPTIM_RegisterCallback+0xf6>
 8002820:	2b01      	cmp	r3, #1
 8002822:	d004      	beq.n	800282e <HAL_LPTIM_RegisterCallback+0xfe>
 8002824:	e007      	b.n	8002836 <HAL_LPTIM_RegisterCallback+0x106>
    {
      case HAL_LPTIM_MSPINIT_CB_ID :
        hlptim->MspInitCallback = pCallback;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800282c:	e00c      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      case HAL_LPTIM_MSPDEINIT_CB_ID :
        hlptim->MspDeInitCallback = pCallback;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8002834:	e008      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>

      default :
        /* Return error status */
        status =  HAL_ERROR;
 8002836:	2317      	movs	r3, #23
 8002838:	18fb      	adds	r3, r7, r3
 800283a:	2201      	movs	r2, #1
 800283c:	701a      	strb	r2, [r3, #0]
        break;
 800283e:	e003      	b.n	8002848 <HAL_LPTIM_RegisterCallback+0x118>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8002840:	2317      	movs	r3, #23
 8002842:	18fb      	adds	r3, r7, r3
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8002848:	2317      	movs	r3, #23
 800284a:	18fb      	adds	r3, r7, r3
 800284c:	781b      	ldrb	r3, [r3, #0]
}
 800284e:	0018      	movs	r0, r3
 8002850:	46bd      	mov	sp, r7
 8002852:	b006      	add	sp, #24
 8002854:	bd80      	pop	{r7, pc}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	08005e90 	.word	0x08005e90

0800285c <LPTIM_ResetCallback>:
  * @param  lptim pointer to a LPTIM_HandleTypeDef structure that contains
  *                the configuration information for LPTIM module.
  * @retval None
  */
static void LPTIM_ResetCallback(LPTIM_HandleTypeDef *lptim)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Reset the LPTIM callback to the legacy weak callbacks */
  lptim->CompareMatchCallback    = HAL_LPTIM_CompareMatchCallback;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a19      	ldr	r2, [pc, #100]	@ (80028cc <LPTIM_ResetCallback+0x70>)
 8002868:	661a      	str	r2, [r3, #96]	@ 0x60
  lptim->AutoReloadMatchCallback = HAL_LPTIM_AutoReloadMatchCallback;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a18      	ldr	r2, [pc, #96]	@ (80028d0 <LPTIM_ResetCallback+0x74>)
 800286e:	665a      	str	r2, [r3, #100]	@ 0x64
  lptim->TriggerCallback         = HAL_LPTIM_TriggerCallback;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a18      	ldr	r2, [pc, #96]	@ (80028d4 <LPTIM_ResetCallback+0x78>)
 8002874:	669a      	str	r2, [r3, #104]	@ 0x68
  lptim->CompareWriteCallback    = HAL_LPTIM_CompareWriteCallback;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a17      	ldr	r2, [pc, #92]	@ (80028d8 <LPTIM_ResetCallback+0x7c>)
 800287a:	66da      	str	r2, [r3, #108]	@ 0x6c
  lptim->AutoReloadWriteCallback = HAL_LPTIM_AutoReloadWriteCallback;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a17      	ldr	r2, [pc, #92]	@ (80028dc <LPTIM_ResetCallback+0x80>)
 8002880:	671a      	str	r2, [r3, #112]	@ 0x70
  lptim->DirectionUpCallback     = HAL_LPTIM_DirectionUpCallback;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a16      	ldr	r2, [pc, #88]	@ (80028e0 <LPTIM_ResetCallback+0x84>)
 8002886:	675a      	str	r2, [r3, #116]	@ 0x74
  lptim->DirectionDownCallback   = HAL_LPTIM_DirectionDownCallback;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a16      	ldr	r2, [pc, #88]	@ (80028e4 <LPTIM_ResetCallback+0x88>)
 800288c:	679a      	str	r2, [r3, #120]	@ 0x78
  lptim->UpdateEventCallback = HAL_LPTIM_UpdateEventCallback;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a15      	ldr	r2, [pc, #84]	@ (80028e8 <LPTIM_ResetCallback+0x8c>)
 8002892:	67da      	str	r2, [r3, #124]	@ 0x7c
  lptim->RepCounterWriteCallback = HAL_LPTIM_RepCounterWriteCallback;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2180      	movs	r1, #128	@ 0x80
 8002898:	4a14      	ldr	r2, [pc, #80]	@ (80028ec <LPTIM_ResetCallback+0x90>)
 800289a:	505a      	str	r2, [r3, r1]
  lptim->UpdateEventHalfCpltCallback = HAL_LPTIM_UpdateEventHalfCpltCallback;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2184      	movs	r1, #132	@ 0x84
 80028a0:	4a13      	ldr	r2, [pc, #76]	@ (80028f0 <LPTIM_ResetCallback+0x94>)
 80028a2:	505a      	str	r2, [r3, r1]
  lptim->IC_CaptureCallback      = HAL_LPTIM_IC_CaptureCallback;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	218c      	movs	r1, #140	@ 0x8c
 80028a8:	4a12      	ldr	r2, [pc, #72]	@ (80028f4 <LPTIM_ResetCallback+0x98>)
 80028aa:	505a      	str	r2, [r3, r1]
  lptim->IC_CaptureHalfCpltCallback = HAL_LPTIM_IC_CaptureHalfCpltCallback;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2190      	movs	r1, #144	@ 0x90
 80028b0:	4a11      	ldr	r2, [pc, #68]	@ (80028f8 <LPTIM_ResetCallback+0x9c>)
 80028b2:	505a      	str	r2, [r3, r1]
  lptim->IC_OverCaptureCallback  = HAL_LPTIM_IC_OverCaptureCallback;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2194      	movs	r1, #148	@ 0x94
 80028b8:	4a10      	ldr	r2, [pc, #64]	@ (80028fc <LPTIM_ResetCallback+0xa0>)
 80028ba:	505a      	str	r2, [r3, r1]
  lptim->ErrorCallback           = HAL_LPTIM_ErrorCallback;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2188      	movs	r1, #136	@ 0x88
 80028c0:	4a0f      	ldr	r2, [pc, #60]	@ (8002900 <LPTIM_ResetCallback+0xa4>)
 80028c2:	505a      	str	r2, [r3, r1]
}
 80028c4:	46c0      	nop			@ (mov r8, r8)
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b002      	add	sp, #8
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	0800264f 	.word	0x0800264f
 80028d0:	0800265f 	.word	0x0800265f
 80028d4:	0800266f 	.word	0x0800266f
 80028d8:	0800267f 	.word	0x0800267f
 80028dc:	0800268f 	.word	0x0800268f
 80028e0:	0800269f 	.word	0x0800269f
 80028e4:	080026af 	.word	0x080026af
 80028e8:	080026bf 	.word	0x080026bf
 80028ec:	080026cf 	.word	0x080026cf
 80028f0:	0800270f 	.word	0x0800270f
 80028f4:	080026df 	.word	0x080026df
 80028f8:	080026ff 	.word	0x080026ff
 80028fc:	080026ef 	.word	0x080026ef
 8002900:	0800271f 	.word	0x0800271f

08002904 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800290e:	230f      	movs	r3, #15
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	2200      	movs	r2, #0
 8002914:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8002916:	4b15      	ldr	r3, [pc, #84]	@ (800296c <LPTIM_WaitForFlag+0x68>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4915      	ldr	r1, [pc, #84]	@ (8002970 <LPTIM_WaitForFlag+0x6c>)
 800291c:	0018      	movs	r0, r3
 800291e:	f7fd fc05 	bl	800012c <__udivsi3>
 8002922:	0003      	movs	r3, r0
 8002924:	001a      	movs	r2, r3
 8002926:	0013      	movs	r3, r2
 8002928:	015b      	lsls	r3, r3, #5
 800292a:	1a9b      	subs	r3, r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	189b      	adds	r3, r3, r2
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	3b01      	subs	r3, #1
 8002938:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d103      	bne.n	8002948 <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 8002940:	230f      	movs	r3, #15
 8002942:	18fb      	adds	r3, r7, r3
 8002944:	2203      	movs	r2, #3
 8002946:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	4013      	ands	r3, r2
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	429a      	cmp	r2, r3
 8002956:	d002      	beq.n	800295e <LPTIM_WaitForFlag+0x5a>
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1ea      	bne.n	8002934 <LPTIM_WaitForFlag+0x30>

  return result;
 800295e:	230f      	movs	r3, #15
 8002960:	18fb      	adds	r3, r7, r3
 8002962:	781b      	ldrb	r3, [r3, #0]
}
 8002964:	0018      	movs	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	b004      	add	sp, #16
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000014 	.word	0x20000014
 8002970:	00004e20 	.word	0x00004e20

08002974 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	2380      	movs	r3, #128	@ 0x80
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	429a      	cmp	r2, r3
 8002984:	d137      	bne.n	80029f6 <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002986:	4b27      	ldr	r3, [pc, #156]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	23c0      	movs	r3, #192	@ 0xc0
 800298c:	00db      	lsls	r3, r3, #3
 800298e:	401a      	ands	r2, r3
 8002990:	2380      	movs	r3, #128	@ 0x80
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	429a      	cmp	r2, r3
 8002996:	d040      	beq.n	8002a1a <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002998:	4b22      	ldr	r3, [pc, #136]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a22      	ldr	r2, [pc, #136]	@ (8002a28 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 800299e:	401a      	ands	r2, r3
 80029a0:	4b20      	ldr	r3, [pc, #128]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80029a2:	2180      	movs	r1, #128	@ 0x80
 80029a4:	0089      	lsls	r1, r1, #2
 80029a6:	430a      	orrs	r2, r1
 80029a8:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80029aa:	4b20      	ldr	r3, [pc, #128]	@ (8002a2c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2232      	movs	r2, #50	@ 0x32
 80029b0:	4353      	muls	r3, r2
 80029b2:	491f      	ldr	r1, [pc, #124]	@ (8002a30 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 80029b4:	0018      	movs	r0, r3
 80029b6:	f7fd fbb9 	bl	800012c <__udivsi3>
 80029ba:	0003      	movs	r3, r0
 80029bc:	3301      	adds	r3, #1
 80029be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029c0:	e002      	b.n	80029c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	3b01      	subs	r3, #1
 80029c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029c8:	4b16      	ldr	r3, [pc, #88]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80029ca:	695a      	ldr	r2, [r3, #20]
 80029cc:	2380      	movs	r3, #128	@ 0x80
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	401a      	ands	r2, r3
 80029d2:	2380      	movs	r3, #128	@ 0x80
 80029d4:	00db      	lsls	r3, r3, #3
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d102      	bne.n	80029e0 <HAL_PWREx_ControlVoltageScaling+0x6c>
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f0      	bne.n	80029c2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029e0:	4b10      	ldr	r3, [pc, #64]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80029e2:	695a      	ldr	r2, [r3, #20]
 80029e4:	2380      	movs	r3, #128	@ 0x80
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	401a      	ands	r2, r3
 80029ea:	2380      	movs	r3, #128	@ 0x80
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d113      	bne.n	8002a1a <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e012      	b.n	8002a1c <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80029f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	23c0      	movs	r3, #192	@ 0xc0
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	401a      	ands	r2, r3
 8002a00:	2380      	movs	r3, #128	@ 0x80
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d008      	beq.n	8002a1a <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a08:	4b06      	ldr	r3, [pc, #24]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a06      	ldr	r2, [pc, #24]	@ (8002a28 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8002a0e:	401a      	ands	r2, r3
 8002a10:	4b04      	ldr	r3, [pc, #16]	@ (8002a24 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8002a12:	2180      	movs	r1, #128	@ 0x80
 8002a14:	00c9      	lsls	r1, r1, #3
 8002a16:	430a      	orrs	r2, r1
 8002a18:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b004      	add	sp, #16
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40007000 	.word	0x40007000
 8002a28:	fffff9ff 	.word	0xfffff9ff
 8002a2c:	20000014 	.word	0x20000014
 8002a30:	000f4240 	.word	0x000f4240

08002a34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002a38:	4b03      	ldr	r3, [pc, #12]	@ (8002a48 <HAL_PWREx_GetVoltageRange+0x14>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	23c0      	movs	r3, #192	@ 0xc0
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	4013      	ands	r3, r2
}
 8002a42:	0018      	movs	r0, r3
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	40007000 	.word	0x40007000

08002a4c <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	0002      	movs	r2, r0
 8002a54:	1dfb      	adds	r3, r7, #7
 8002a56:	701a      	strb	r2, [r3, #0]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  /* Clear LPR Bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8002a58:	4b13      	ldr	r3, [pc, #76]	@ (8002aa8 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	4b12      	ldr	r3, [pc, #72]	@ (8002aa8 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8002a5e:	4913      	ldr	r1, [pc, #76]	@ (8002aac <HAL_PWREx_EnterSTOP2Mode+0x60>)
 8002a60:	400a      	ands	r2, r1
 8002a62:	601a      	str	r2, [r3, #0]
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_1);
 8002a64:	4b10      	ldr	r3, [pc, #64]	@ (8002aa8 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2207      	movs	r2, #7
 8002a6a:	4393      	bics	r3, r2
 8002a6c:	001a      	movs	r2, r3
 8002a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa8 <HAL_PWREx_EnterSTOP2Mode+0x5c>)
 8002a70:	2102      	movs	r1, #2
 8002a72:	430a      	orrs	r2, r1
 8002a74:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002a76:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab0 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8002a78:	691a      	ldr	r2, [r3, #16]
 8002a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab0 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8002a7c:	2104      	movs	r1, #4
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002a82:	1dfb      	adds	r3, r7, #7
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d101      	bne.n	8002a8e <HAL_PWREx_EnterSTOP2Mode+0x42>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002a8a:	bf30      	wfi
 8002a8c:	e002      	b.n	8002a94 <HAL_PWREx_EnterSTOP2Mode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002a8e:	bf40      	sev
    __WFE();
 8002a90:	bf20      	wfe
    __WFE();
 8002a92:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002a94:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8002a96:	691a      	ldr	r2, [r3, #16]
 8002a98:	4b05      	ldr	r3, [pc, #20]	@ (8002ab0 <HAL_PWREx_EnterSTOP2Mode+0x64>)
 8002a9a:	2104      	movs	r1, #4
 8002a9c:	438a      	bics	r2, r1
 8002a9e:	611a      	str	r2, [r3, #16]
}
 8002aa0:	46c0      	nop			@ (mov r8, r8)
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	b002      	add	sp, #8
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40007000 	.word	0x40007000
 8002aac:	ffffbfff 	.word	0xffffbfff
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ab4:	b5b0      	push	{r4, r5, r7, lr}
 8002ab6:	b088      	sub	sp, #32
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002abc:	4bc8      	ldr	r3, [pc, #800]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2238      	movs	r2, #56	@ 0x38
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ac6:	4bc6      	ldr	r3, [pc, #792]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	2203      	movs	r2, #3
 8002acc:	4013      	ands	r3, r2
 8002ace:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2210      	movs	r2, #16
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d100      	bne.n	8002adc <HAL_RCC_OscConfig+0x28>
 8002ada:	e0ee      	b.n	8002cba <HAL_RCC_OscConfig+0x206>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d007      	beq.n	8002af2 <HAL_RCC_OscConfig+0x3e>
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	2b18      	cmp	r3, #24
 8002ae6:	d000      	beq.n	8002aea <HAL_RCC_OscConfig+0x36>
 8002ae8:	e093      	b.n	8002c12 <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d000      	beq.n	8002af2 <HAL_RCC_OscConfig+0x3e>
 8002af0:	e08f      	b.n	8002c12 <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002af2:	4bbb      	ldr	r3, [pc, #748]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2202      	movs	r2, #2
 8002af8:	4013      	ands	r3, r2
 8002afa:	d006      	beq.n	8002b0a <HAL_RCC_OscConfig+0x56>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d102      	bne.n	8002b0a <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	f000 fbae 	bl	8003266 <HAL_RCC_OscConfig+0x7b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b0e:	4bb4      	ldr	r3, [pc, #720]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2108      	movs	r1, #8
 8002b14:	400b      	ands	r3, r1
 8002b16:	d004      	beq.n	8002b22 <HAL_RCC_OscConfig+0x6e>
 8002b18:	4bb1      	ldr	r3, [pc, #708]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	21f0      	movs	r1, #240	@ 0xf0
 8002b1e:	400b      	ands	r3, r1
 8002b20:	e005      	b.n	8002b2e <HAL_RCC_OscConfig+0x7a>
 8002b22:	49af      	ldr	r1, [pc, #700]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b24:	2394      	movs	r3, #148	@ 0x94
 8002b26:	58cb      	ldr	r3, [r1, r3]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	21f0      	movs	r1, #240	@ 0xf0
 8002b2c:	400b      	ands	r3, r1
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d225      	bcs.n	8002b7e <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	0018      	movs	r0, r3
 8002b38:	f000 fe5c 	bl	80037f4 <RCC_SetFlashLatencyFromMSIRange>
 8002b3c:	1e03      	subs	r3, r0, #0
 8002b3e:	d002      	beq.n	8002b46 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	f000 fb90 	bl	8003266 <HAL_RCC_OscConfig+0x7b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b46:	4ba6      	ldr	r3, [pc, #664]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	4ba5      	ldr	r3, [pc, #660]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b4c:	2108      	movs	r1, #8
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	4ba3      	ldr	r3, [pc, #652]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	22f0      	movs	r2, #240	@ 0xf0
 8002b58:	4393      	bics	r3, r2
 8002b5a:	0019      	movs	r1, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b60:	4b9f      	ldr	r3, [pc, #636]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b62:	430a      	orrs	r2, r1
 8002b64:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b66:	4b9e      	ldr	r3, [pc, #632]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	4a9e      	ldr	r2, [pc, #632]	@ (8002de4 <HAL_RCC_OscConfig+0x330>)
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	0019      	movs	r1, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	021a      	lsls	r2, r3, #8
 8002b76:	4b9a      	ldr	r3, [pc, #616]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	605a      	str	r2, [r3, #4]
 8002b7c:	e027      	b.n	8002bce <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b7e:	4b98      	ldr	r3, [pc, #608]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	4b97      	ldr	r3, [pc, #604]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b84:	2108      	movs	r1, #8
 8002b86:	430a      	orrs	r2, r1
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	4b95      	ldr	r3, [pc, #596]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	22f0      	movs	r2, #240	@ 0xf0
 8002b90:	4393      	bics	r3, r2
 8002b92:	0019      	movs	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b98:	4b91      	ldr	r3, [pc, #580]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b9e:	4b90      	ldr	r3, [pc, #576]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	4a90      	ldr	r2, [pc, #576]	@ (8002de4 <HAL_RCC_OscConfig+0x330>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	0019      	movs	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	021a      	lsls	r2, r3, #8
 8002bae:	4b8c      	ldr	r3, [pc, #560]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d109      	bne.n	8002bce <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f000 fe18 	bl	80037f4 <RCC_SetFlashLatencyFromMSIRange>
 8002bc4:	1e03      	subs	r3, r0, #0
 8002bc6:	d002      	beq.n	8002bce <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	f000 fb4c 	bl	8003266 <HAL_RCC_OscConfig+0x7b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8002bce:	f000 fc43 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 8002bd2:	0001      	movs	r1, r0
 8002bd4:	4b82      	ldr	r3, [pc, #520]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bd8:	0a1b      	lsrs	r3, r3, #8
 8002bda:	220f      	movs	r2, #15
 8002bdc:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8002bde:	4a82      	ldr	r2, [pc, #520]	@ (8002de8 <HAL_RCC_OscConfig+0x334>)
 8002be0:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002be2:	001a      	movs	r2, r3
 8002be4:	231f      	movs	r3, #31
 8002be6:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8002be8:	000a      	movs	r2, r1
 8002bea:	40da      	lsrs	r2, r3
 8002bec:	4b7f      	ldr	r3, [pc, #508]	@ (8002dec <HAL_RCC_OscConfig+0x338>)
 8002bee:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002bf0:	4b7f      	ldr	r3, [pc, #508]	@ (8002df0 <HAL_RCC_OscConfig+0x33c>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	250f      	movs	r5, #15
 8002bf6:	197c      	adds	r4, r7, r5
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f7fe fd99 	bl	8001730 <HAL_InitTick>
 8002bfe:	0003      	movs	r3, r0
 8002c00:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 8002c02:	197b      	adds	r3, r7, r5
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d056      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x204>
        {
          return status;
 8002c0a:	197b      	adds	r3, r7, r5
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	f000 fb2a 	bl	8003266 <HAL_RCC_OscConfig+0x7b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d034      	beq.n	8002c84 <HAL_RCC_OscConfig+0x1d0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c1a:	4b71      	ldr	r3, [pc, #452]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	4b70      	ldr	r3, [pc, #448]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c20:	2101      	movs	r1, #1
 8002c22:	430a      	orrs	r2, r1
 8002c24:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c26:	f7fe fddf 	bl	80017e8 <HAL_GetTick>
 8002c2a:	0003      	movs	r3, r0
 8002c2c:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x18e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8002c30:	f7fe fdda 	bl	80017e8 <HAL_GetTick>
 8002c34:	0002      	movs	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x18e>
          {
            return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e311      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c42:	4b67      	ldr	r3, [pc, #412]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2202      	movs	r2, #2
 8002c48:	4013      	ands	r3, r2
 8002c4a:	d0f1      	beq.n	8002c30 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c4c:	4b64      	ldr	r3, [pc, #400]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	4b63      	ldr	r3, [pc, #396]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c52:	2108      	movs	r1, #8
 8002c54:	430a      	orrs	r2, r1
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	4b61      	ldr	r3, [pc, #388]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	22f0      	movs	r2, #240	@ 0xf0
 8002c5e:	4393      	bics	r3, r2
 8002c60:	0019      	movs	r1, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c66:	4b5e      	ldr	r3, [pc, #376]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c6c:	4b5c      	ldr	r3, [pc, #368]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	4a5c      	ldr	r2, [pc, #368]	@ (8002de4 <HAL_RCC_OscConfig+0x330>)
 8002c72:	4013      	ands	r3, r2
 8002c74:	0019      	movs	r1, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	021a      	lsls	r2, r3, #8
 8002c7c:	4b58      	ldr	r3, [pc, #352]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	e01a      	b.n	8002cba <HAL_RCC_OscConfig+0x206>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c84:	4b56      	ldr	r3, [pc, #344]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	4b55      	ldr	r3, [pc, #340]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	438a      	bics	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c90:	f7fe fdaa 	bl	80017e8 <HAL_GetTick>
 8002c94:	0003      	movs	r3, r0
 8002c96:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8002c9a:	f7fe fda5 	bl	80017e8 <HAL_GetTick>
 8002c9e:	0002      	movs	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x1f8>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e2dc      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cac:	4b4c      	ldr	r3, [pc, #304]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d1f1      	bne.n	8002c9a <HAL_RCC_OscConfig+0x1e6>
 8002cb6:	e000      	b.n	8002cba <HAL_RCC_OscConfig+0x206>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cb8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d100      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x212>
 8002cc4:	e065      	b.n	8002d92 <HAL_RCC_OscConfig+0x2de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	d005      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x224>
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	2b18      	cmp	r3, #24
 8002cd0:	d10e      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x23c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	d10b      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x23c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cd8:	4b41      	ldr	r3, [pc, #260]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	2380      	movs	r3, #128	@ 0x80
 8002cde:	029b      	lsls	r3, r3, #10
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	d055      	beq.n	8002d90 <HAL_RCC_OscConfig+0x2dc>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d151      	bne.n	8002d90 <HAL_RCC_OscConfig+0x2dc>
      {
        return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e2ba      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	2380      	movs	r3, #128	@ 0x80
 8002cf6:	025b      	lsls	r3, r3, #9
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d107      	bne.n	8002d0c <HAL_RCC_OscConfig+0x258>
 8002cfc:	4b38      	ldr	r3, [pc, #224]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4b37      	ldr	r3, [pc, #220]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002d02:	2180      	movs	r1, #128	@ 0x80
 8002d04:	0249      	lsls	r1, r1, #9
 8002d06:	430a      	orrs	r2, r1
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	e013      	b.n	8002d34 <HAL_RCC_OscConfig+0x280>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	23a0      	movs	r3, #160	@ 0xa0
 8002d12:	02db      	lsls	r3, r3, #11
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d107      	bne.n	8002d28 <HAL_RCC_OscConfig+0x274>
 8002d18:	4b31      	ldr	r3, [pc, #196]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	4b30      	ldr	r3, [pc, #192]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002d1e:	21a0      	movs	r1, #160	@ 0xa0
 8002d20:	02c9      	lsls	r1, r1, #11
 8002d22:	430a      	orrs	r2, r1
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e005      	b.n	8002d34 <HAL_RCC_OscConfig+0x280>
 8002d28:	4b2d      	ldr	r3, [pc, #180]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002d2e:	4931      	ldr	r1, [pc, #196]	@ (8002df4 <HAL_RCC_OscConfig+0x340>)
 8002d30:	400a      	ands	r2, r1
 8002d32:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d014      	beq.n	8002d66 <HAL_RCC_OscConfig+0x2b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d3c:	f7fe fd54 	bl	80017e8 <HAL_GetTick>
 8002d40:	0003      	movs	r3, r0
 8002d42:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d44:	e008      	b.n	8002d58 <HAL_RCC_OscConfig+0x2a4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002d46:	f7fe fd4f 	bl	80017e8 <HAL_GetTick>
 8002d4a:	0002      	movs	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b64      	cmp	r3, #100	@ 0x64
 8002d52:	d901      	bls.n	8002d58 <HAL_RCC_OscConfig+0x2a4>
          {
            return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e286      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d58:	4b21      	ldr	r3, [pc, #132]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	2380      	movs	r3, #128	@ 0x80
 8002d5e:	029b      	lsls	r3, r3, #10
 8002d60:	4013      	ands	r3, r2
 8002d62:	d0f0      	beq.n	8002d46 <HAL_RCC_OscConfig+0x292>
 8002d64:	e015      	b.n	8002d92 <HAL_RCC_OscConfig+0x2de>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d66:	f7fe fd3f 	bl	80017e8 <HAL_GetTick>
 8002d6a:	0003      	movs	r3, r0
 8002d6c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002d70:	f7fe fd3a 	bl	80017e8 <HAL_GetTick>
 8002d74:	0002      	movs	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b64      	cmp	r3, #100	@ 0x64
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e271      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d82:	4b17      	ldr	r3, [pc, #92]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	2380      	movs	r3, #128	@ 0x80
 8002d88:	029b      	lsls	r3, r3, #10
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d1f0      	bne.n	8002d70 <HAL_RCC_OscConfig+0x2bc>
 8002d8e:	e000      	b.n	8002d92 <HAL_RCC_OscConfig+0x2de>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d90:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2202      	movs	r2, #2
 8002d98:	4013      	ands	r3, r2
 8002d9a:	d100      	bne.n	8002d9e <HAL_RCC_OscConfig+0x2ea>
 8002d9c:	e073      	b.n	8002e86 <HAL_RCC_OscConfig+0x3d2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	2b08      	cmp	r3, #8
 8002da2:	d005      	beq.n	8002db0 <HAL_RCC_OscConfig+0x2fc>
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	2b18      	cmp	r3, #24
 8002da8:	d128      	bne.n	8002dfc <HAL_RCC_OscConfig+0x348>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d125      	bne.n	8002dfc <HAL_RCC_OscConfig+0x348>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	2380      	movs	r3, #128	@ 0x80
 8002db6:	00db      	lsls	r3, r3, #3
 8002db8:	4013      	ands	r3, r2
 8002dba:	d005      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x314>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d101      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e24e      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dc8:	4b05      	ldr	r3, [pc, #20]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8002df8 <HAL_RCC_OscConfig+0x344>)
 8002dce:	4013      	ands	r3, r2
 8002dd0:	0019      	movs	r1, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	061a      	lsls	r2, r3, #24
 8002dd8:	4b01      	ldr	r3, [pc, #4]	@ (8002de0 <HAL_RCC_OscConfig+0x32c>)
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dde:	e052      	b.n	8002e86 <HAL_RCC_OscConfig+0x3d2>
 8002de0:	40021000 	.word	0x40021000
 8002de4:	ffff00ff 	.word	0xffff00ff
 8002de8:	08005e48 	.word	0x08005e48
 8002dec:	20000014 	.word	0x20000014
 8002df0:	20000018 	.word	0x20000018
 8002df4:	fffaffff 	.word	0xfffaffff
 8002df8:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d026      	beq.n	8002e52 <HAL_RCC_OscConfig+0x39e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e04:	4bc7      	ldr	r3, [pc, #796]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	4bc6      	ldr	r3, [pc, #792]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002e0a:	2180      	movs	r1, #128	@ 0x80
 8002e0c:	0049      	lsls	r1, r1, #1
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e12:	f7fe fce9 	bl	80017e8 <HAL_GetTick>
 8002e16:	0003      	movs	r3, r0
 8002e18:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x37a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002e1c:	f7fe fce4 	bl	80017e8 <HAL_GetTick>
 8002e20:	0002      	movs	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x37a>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e21b      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e2e:	4bbd      	ldr	r3, [pc, #756]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	2380      	movs	r3, #128	@ 0x80
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	4013      	ands	r3, r2
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x368>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3a:	4bba      	ldr	r3, [pc, #744]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	4aba      	ldr	r2, [pc, #744]	@ (8003128 <HAL_RCC_OscConfig+0x674>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	0019      	movs	r1, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	691b      	ldr	r3, [r3, #16]
 8002e48:	061a      	lsls	r2, r3, #24
 8002e4a:	4bb6      	ldr	r3, [pc, #728]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002e4c:	430a      	orrs	r2, r1
 8002e4e:	605a      	str	r2, [r3, #4]
 8002e50:	e019      	b.n	8002e86 <HAL_RCC_OscConfig+0x3d2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e52:	4bb4      	ldr	r3, [pc, #720]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	4bb3      	ldr	r3, [pc, #716]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002e58:	49b4      	ldr	r1, [pc, #720]	@ (800312c <HAL_RCC_OscConfig+0x678>)
 8002e5a:	400a      	ands	r2, r1
 8002e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5e:	f7fe fcc3 	bl	80017e8 <HAL_GetTick>
 8002e62:	0003      	movs	r3, r0
 8002e64:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e66:	e008      	b.n	8002e7a <HAL_RCC_OscConfig+0x3c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002e68:	f7fe fcbe 	bl	80017e8 <HAL_GetTick>
 8002e6c:	0002      	movs	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x3c6>
          {
            return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e1f5      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e7a:	4baa      	ldr	r3, [pc, #680]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	2380      	movs	r3, #128	@ 0x80
 8002e80:	00db      	lsls	r3, r3, #3
 8002e82:	4013      	ands	r3, r2
 8002e84:	d1f0      	bne.n	8002e68 <HAL_RCC_OscConfig+0x3b4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2208      	movs	r2, #8
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	d051      	beq.n	8002f34 <HAL_RCC_OscConfig+0x480>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d031      	beq.n	8002efc <HAL_RCC_OscConfig+0x448>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d108      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x3fe>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8002ea0:	4aa0      	ldr	r2, [pc, #640]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002ea2:	2394      	movs	r3, #148	@ 0x94
 8002ea4:	58d3      	ldr	r3, [r2, r3]
 8002ea6:	499f      	ldr	r1, [pc, #636]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002ea8:	2204      	movs	r2, #4
 8002eaa:	4393      	bics	r3, r2
 8002eac:	2294      	movs	r2, #148	@ 0x94
 8002eae:	508b      	str	r3, [r1, r2]
 8002eb0:	e007      	b.n	8002ec2 <HAL_RCC_OscConfig+0x40e>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 8002eb2:	4a9c      	ldr	r2, [pc, #624]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002eb4:	2394      	movs	r3, #148	@ 0x94
 8002eb6:	58d3      	ldr	r3, [r2, r3]
 8002eb8:	499a      	ldr	r1, [pc, #616]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002eba:	2204      	movs	r2, #4
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	2294      	movs	r2, #148	@ 0x94
 8002ec0:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ec2:	4a98      	ldr	r2, [pc, #608]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002ec4:	2394      	movs	r3, #148	@ 0x94
 8002ec6:	58d3      	ldr	r3, [r2, r3]
 8002ec8:	4996      	ldr	r1, [pc, #600]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002eca:	2201      	movs	r2, #1
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	2294      	movs	r2, #148	@ 0x94
 8002ed0:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed2:	f7fe fc89 	bl	80017e8 <HAL_GetTick>
 8002ed6:	0003      	movs	r3, r0
 8002ed8:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002eda:	e008      	b.n	8002eee <HAL_RCC_OscConfig+0x43a>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002edc:	f7fe fc84 	bl	80017e8 <HAL_GetTick>
 8002ee0:	0002      	movs	r2, r0
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b11      	cmp	r3, #17
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0x43a>
        {
          return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e1bb      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002eee:	4a8d      	ldr	r2, [pc, #564]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002ef0:	2394      	movs	r3, #148	@ 0x94
 8002ef2:	58d3      	ldr	r3, [r2, r3]
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	d0f0      	beq.n	8002edc <HAL_RCC_OscConfig+0x428>
 8002efa:	e01b      	b.n	8002f34 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002efc:	4a89      	ldr	r2, [pc, #548]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002efe:	2394      	movs	r3, #148	@ 0x94
 8002f00:	58d3      	ldr	r3, [r2, r3]
 8002f02:	4988      	ldr	r1, [pc, #544]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002f04:	2201      	movs	r2, #1
 8002f06:	4393      	bics	r3, r2
 8002f08:	2294      	movs	r2, #148	@ 0x94
 8002f0a:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f0c:	f7fe fc6c 	bl	80017e8 <HAL_GetTick>
 8002f10:	0003      	movs	r3, r0
 8002f12:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x474>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f16:	f7fe fc67 	bl	80017e8 <HAL_GetTick>
 8002f1a:	0002      	movs	r2, r0
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b11      	cmp	r3, #17
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x474>
        {
          return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e19e      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002f28:	4a7e      	ldr	r2, [pc, #504]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002f2a:	2394      	movs	r3, #148	@ 0x94
 8002f2c:	58d3      	ldr	r3, [r2, r3]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	4013      	ands	r3, r2
 8002f32:	d1f0      	bne.n	8002f16 <HAL_RCC_OscConfig+0x462>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2204      	movs	r2, #4
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	d100      	bne.n	8002f40 <HAL_RCC_OscConfig+0x48c>
 8002f3e:	e10d      	b.n	800315c <HAL_RCC_OscConfig+0x6a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f40:	201f      	movs	r0, #31
 8002f42:	183b      	adds	r3, r7, r0
 8002f44:	2200      	movs	r2, #0
 8002f46:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 8002f48:	4b76      	ldr	r3, [pc, #472]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002f4a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002f4c:	2380      	movs	r3, #128	@ 0x80
 8002f4e:	055b      	lsls	r3, r3, #21
 8002f50:	4013      	ands	r3, r2
 8002f52:	d110      	bne.n	8002f76 <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f54:	4b73      	ldr	r3, [pc, #460]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002f56:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002f58:	4b72      	ldr	r3, [pc, #456]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002f5a:	2180      	movs	r1, #128	@ 0x80
 8002f5c:	0549      	lsls	r1, r1, #21
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f62:	4b70      	ldr	r3, [pc, #448]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002f64:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002f66:	2380      	movs	r3, #128	@ 0x80
 8002f68:	055b      	lsls	r3, r3, #21
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f70:	183b      	adds	r3, r7, r0
 8002f72:	2201      	movs	r2, #1
 8002f74:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f76:	4b6e      	ldr	r3, [pc, #440]	@ (8003130 <HAL_RCC_OscConfig+0x67c>)
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	2380      	movs	r3, #128	@ 0x80
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d11a      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x504>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f82:	4b6b      	ldr	r3, [pc, #428]	@ (8003130 <HAL_RCC_OscConfig+0x67c>)
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	4b6a      	ldr	r3, [pc, #424]	@ (8003130 <HAL_RCC_OscConfig+0x67c>)
 8002f88:	2180      	movs	r1, #128	@ 0x80
 8002f8a:	0049      	lsls	r1, r1, #1
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f90:	f7fe fc2a 	bl	80017e8 <HAL_GetTick>
 8002f94:	0003      	movs	r3, r0
 8002f96:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f98:	e008      	b.n	8002fac <HAL_RCC_OscConfig+0x4f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f9a:	f7fe fc25 	bl	80017e8 <HAL_GetTick>
 8002f9e:	0002      	movs	r2, r0
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x4f8>
        {
          return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e15c      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fac:	4b60      	ldr	r3, [pc, #384]	@ (8003130 <HAL_RCC_OscConfig+0x67c>)
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	2380      	movs	r3, #128	@ 0x80
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	d0f0      	beq.n	8002f9a <HAL_RCC_OscConfig+0x4e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d01e      	beq.n	8003000 <HAL_RCC_OscConfig+0x54c>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	2204      	movs	r2, #4
 8002fc8:	4013      	ands	r3, r2
 8002fca:	d010      	beq.n	8002fee <HAL_RCC_OscConfig+0x53a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002fcc:	4a55      	ldr	r2, [pc, #340]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002fce:	2390      	movs	r3, #144	@ 0x90
 8002fd0:	58d3      	ldr	r3, [r2, r3]
 8002fd2:	4954      	ldr	r1, [pc, #336]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002fd4:	2204      	movs	r2, #4
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	2290      	movs	r2, #144	@ 0x90
 8002fda:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fdc:	4a51      	ldr	r2, [pc, #324]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002fde:	2390      	movs	r3, #144	@ 0x90
 8002fe0:	58d3      	ldr	r3, [r2, r3]
 8002fe2:	4950      	ldr	r1, [pc, #320]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	2290      	movs	r2, #144	@ 0x90
 8002fea:	508b      	str	r3, [r1, r2]
 8002fec:	e018      	b.n	8003020 <HAL_RCC_OscConfig+0x56c>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fee:	4a4d      	ldr	r2, [pc, #308]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002ff0:	2390      	movs	r3, #144	@ 0x90
 8002ff2:	58d3      	ldr	r3, [r2, r3]
 8002ff4:	494b      	ldr	r1, [pc, #300]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	2290      	movs	r2, #144	@ 0x90
 8002ffc:	508b      	str	r3, [r1, r2]
 8002ffe:	e00f      	b.n	8003020 <HAL_RCC_OscConfig+0x56c>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003000:	4a48      	ldr	r2, [pc, #288]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003002:	2390      	movs	r3, #144	@ 0x90
 8003004:	58d3      	ldr	r3, [r2, r3]
 8003006:	4947      	ldr	r1, [pc, #284]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003008:	2201      	movs	r2, #1
 800300a:	4393      	bics	r3, r2
 800300c:	2290      	movs	r2, #144	@ 0x90
 800300e:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003010:	4a44      	ldr	r2, [pc, #272]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003012:	2390      	movs	r3, #144	@ 0x90
 8003014:	58d3      	ldr	r3, [r2, r3]
 8003016:	4943      	ldr	r1, [pc, #268]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003018:	2204      	movs	r2, #4
 800301a:	4393      	bics	r3, r2
 800301c:	2290      	movs	r2, #144	@ 0x90
 800301e:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d04f      	beq.n	80030c8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003028:	f7fe fbde 	bl	80017e8 <HAL_GetTick>
 800302c:	0003      	movs	r3, r0
 800302e:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003030:	e009      	b.n	8003046 <HAL_RCC_OscConfig+0x592>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003032:	f7fe fbd9 	bl	80017e8 <HAL_GetTick>
 8003036:	0002      	movs	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	4a3d      	ldr	r2, [pc, #244]	@ (8003134 <HAL_RCC_OscConfig+0x680>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x592>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e10f      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003046:	4a37      	ldr	r2, [pc, #220]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003048:	2390      	movs	r3, #144	@ 0x90
 800304a:	58d3      	ldr	r3, [r2, r3]
 800304c:	2202      	movs	r2, #2
 800304e:	4013      	ands	r3, r2
 8003050:	d0ef      	beq.n	8003032 <HAL_RCC_OscConfig+0x57e>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	2280      	movs	r2, #128	@ 0x80
 8003058:	4013      	ands	r3, r2
 800305a:	d01a      	beq.n	8003092 <HAL_RCC_OscConfig+0x5de>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800305c:	4a31      	ldr	r2, [pc, #196]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 800305e:	2390      	movs	r3, #144	@ 0x90
 8003060:	58d3      	ldr	r3, [r2, r3]
 8003062:	4930      	ldr	r1, [pc, #192]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003064:	2280      	movs	r2, #128	@ 0x80
 8003066:	4313      	orrs	r3, r2
 8003068:	2290      	movs	r2, #144	@ 0x90
 800306a:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800306c:	e009      	b.n	8003082 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306e:	f7fe fbbb 	bl	80017e8 <HAL_GetTick>
 8003072:	0002      	movs	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	4a2e      	ldr	r2, [pc, #184]	@ (8003134 <HAL_RCC_OscConfig+0x680>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e0f1      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003082:	4a28      	ldr	r2, [pc, #160]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003084:	2390      	movs	r3, #144	@ 0x90
 8003086:	58d2      	ldr	r2, [r2, r3]
 8003088:	2380      	movs	r3, #128	@ 0x80
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	4013      	ands	r3, r2
 800308e:	d0ee      	beq.n	800306e <HAL_RCC_OscConfig+0x5ba>
 8003090:	e059      	b.n	8003146 <HAL_RCC_OscConfig+0x692>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003092:	4a24      	ldr	r2, [pc, #144]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003094:	2390      	movs	r3, #144	@ 0x90
 8003096:	58d3      	ldr	r3, [r2, r3]
 8003098:	4922      	ldr	r1, [pc, #136]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 800309a:	2280      	movs	r2, #128	@ 0x80
 800309c:	4393      	bics	r3, r2
 800309e:	2290      	movs	r2, #144	@ 0x90
 80030a0:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80030a2:	e009      	b.n	80030b8 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a4:	f7fe fba0 	bl	80017e8 <HAL_GetTick>
 80030a8:	0002      	movs	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	4a21      	ldr	r2, [pc, #132]	@ (8003134 <HAL_RCC_OscConfig+0x680>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e0d6      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80030b8:	4a1a      	ldr	r2, [pc, #104]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 80030ba:	2390      	movs	r3, #144	@ 0x90
 80030bc:	58d2      	ldr	r2, [r2, r3]
 80030be:	2380      	movs	r3, #128	@ 0x80
 80030c0:	011b      	lsls	r3, r3, #4
 80030c2:	4013      	ands	r3, r2
 80030c4:	d1ee      	bne.n	80030a4 <HAL_RCC_OscConfig+0x5f0>
 80030c6:	e03e      	b.n	8003146 <HAL_RCC_OscConfig+0x692>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c8:	f7fe fb8e 	bl	80017e8 <HAL_GetTick>
 80030cc:	0003      	movs	r3, r0
 80030ce:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030d0:	e009      	b.n	80030e6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030d2:	f7fe fb89 	bl	80017e8 <HAL_GetTick>
 80030d6:	0002      	movs	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	4a15      	ldr	r2, [pc, #84]	@ (8003134 <HAL_RCC_OscConfig+0x680>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e0bf      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030e6:	4a0f      	ldr	r2, [pc, #60]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 80030e8:	2390      	movs	r3, #144	@ 0x90
 80030ea:	58d3      	ldr	r3, [r2, r3]
 80030ec:	2202      	movs	r2, #2
 80030ee:	4013      	ands	r3, r2
 80030f0:	d1ef      	bne.n	80030d2 <HAL_RCC_OscConfig+0x61e>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80030f2:	4a0c      	ldr	r2, [pc, #48]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 80030f4:	2390      	movs	r3, #144	@ 0x90
 80030f6:	58d3      	ldr	r3, [r2, r3]
 80030f8:	2280      	movs	r2, #128	@ 0x80
 80030fa:	4013      	ands	r3, r2
 80030fc:	d023      	beq.n	8003146 <HAL_RCC_OscConfig+0x692>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80030fe:	4a09      	ldr	r2, [pc, #36]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003100:	2390      	movs	r3, #144	@ 0x90
 8003102:	58d3      	ldr	r3, [r2, r3]
 8003104:	4907      	ldr	r1, [pc, #28]	@ (8003124 <HAL_RCC_OscConfig+0x670>)
 8003106:	2280      	movs	r2, #128	@ 0x80
 8003108:	4393      	bics	r3, r2
 800310a:	2290      	movs	r2, #144	@ 0x90
 800310c:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800310e:	e013      	b.n	8003138 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003110:	f7fe fb6a 	bl	80017e8 <HAL_GetTick>
 8003114:	0002      	movs	r2, r0
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	4a06      	ldr	r2, [pc, #24]	@ (8003134 <HAL_RCC_OscConfig+0x680>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d90b      	bls.n	8003138 <HAL_RCC_OscConfig+0x684>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e0a0      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
 8003124:	40021000 	.word	0x40021000
 8003128:	80ffffff 	.word	0x80ffffff
 800312c:	fffffeff 	.word	0xfffffeff
 8003130:	40007000 	.word	0x40007000
 8003134:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003138:	4a4d      	ldr	r2, [pc, #308]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 800313a:	2390      	movs	r3, #144	@ 0x90
 800313c:	58d2      	ldr	r2, [r2, r3]
 800313e:	2380      	movs	r3, #128	@ 0x80
 8003140:	011b      	lsls	r3, r3, #4
 8003142:	4013      	ands	r3, r2
 8003144:	d1e4      	bne.n	8003110 <HAL_RCC_OscConfig+0x65c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003146:	231f      	movs	r3, #31
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d105      	bne.n	800315c <HAL_RCC_OscConfig+0x6a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003150:	4b47      	ldr	r3, [pc, #284]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 8003152:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003154:	4b46      	ldr	r3, [pc, #280]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 8003156:	4947      	ldr	r1, [pc, #284]	@ (8003274 <HAL_RCC_OscConfig+0x7c0>)
 8003158:	400a      	ands	r2, r1
 800315a:	659a      	str	r2, [r3, #88]	@ 0x58
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003160:	2b00      	cmp	r3, #0
 8003162:	d100      	bne.n	8003166 <HAL_RCC_OscConfig+0x6b2>
 8003164:	e07e      	b.n	8003264 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003166:	4b42      	ldr	r3, [pc, #264]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	2238      	movs	r2, #56	@ 0x38
 800316c:	4013      	ands	r3, r2
 800316e:	2b18      	cmp	r3, #24
 8003170:	d100      	bne.n	8003174 <HAL_RCC_OscConfig+0x6c0>
 8003172:	e075      	b.n	8003260 <HAL_RCC_OscConfig+0x7ac>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003178:	2b02      	cmp	r3, #2
 800317a:	d156      	bne.n	800322a <HAL_RCC_OscConfig+0x776>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317c:	4b3c      	ldr	r3, [pc, #240]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	4b3b      	ldr	r3, [pc, #236]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 8003182:	493d      	ldr	r1, [pc, #244]	@ (8003278 <HAL_RCC_OscConfig+0x7c4>)
 8003184:	400a      	ands	r2, r1
 8003186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003188:	f7fe fb2e 	bl	80017e8 <HAL_GetTick>
 800318c:	0003      	movs	r3, r0
 800318e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003190:	e008      	b.n	80031a4 <HAL_RCC_OscConfig+0x6f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003192:	f7fe fb29 	bl	80017e8 <HAL_GetTick>
 8003196:	0002      	movs	r2, r0
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	2b02      	cmp	r3, #2
 800319e:	d901      	bls.n	80031a4 <HAL_RCC_OscConfig+0x6f0>
          {
            return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e060      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031a4:	4b32      	ldr	r3, [pc, #200]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	2380      	movs	r3, #128	@ 0x80
 80031aa:	049b      	lsls	r3, r3, #18
 80031ac:	4013      	ands	r3, r2
 80031ae:	d1f0      	bne.n	8003192 <HAL_RCC_OscConfig+0x6de>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031b0:	4b2f      	ldr	r3, [pc, #188]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	4a31      	ldr	r2, [pc, #196]	@ (800327c <HAL_RCC_OscConfig+0x7c8>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	0019      	movs	r1, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031c8:	021b      	lsls	r3, r3, #8
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d0:	431a      	orrs	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031dc:	431a      	orrs	r2, r3
 80031de:	4b24      	ldr	r3, [pc, #144]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 80031e0:	430a      	orrs	r2, r1
 80031e2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 80031e4:	4b22      	ldr	r3, [pc, #136]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 80031e6:	68da      	ldr	r2, [r3, #12]
 80031e8:	4b21      	ldr	r3, [pc, #132]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 80031ea:	2180      	movs	r1, #128	@ 0x80
 80031ec:	0549      	lsls	r1, r1, #21
 80031ee:	430a      	orrs	r2, r1
 80031f0:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 80031f8:	2180      	movs	r1, #128	@ 0x80
 80031fa:	0449      	lsls	r1, r1, #17
 80031fc:	430a      	orrs	r2, r1
 80031fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003200:	f7fe faf2 	bl	80017e8 <HAL_GetTick>
 8003204:	0003      	movs	r3, r0
 8003206:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003208:	e008      	b.n	800321c <HAL_RCC_OscConfig+0x768>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800320a:	f7fe faed 	bl	80017e8 <HAL_GetTick>
 800320e:	0002      	movs	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x768>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e024      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800321c:	4b14      	ldr	r3, [pc, #80]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	2380      	movs	r3, #128	@ 0x80
 8003222:	049b      	lsls	r3, r3, #18
 8003224:	4013      	ands	r3, r2
 8003226:	d0f0      	beq.n	800320a <HAL_RCC_OscConfig+0x756>
 8003228:	e01c      	b.n	8003264 <HAL_RCC_OscConfig+0x7b0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800322a:	4b11      	ldr	r3, [pc, #68]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	4b10      	ldr	r3, [pc, #64]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 8003230:	4911      	ldr	r1, [pc, #68]	@ (8003278 <HAL_RCC_OscConfig+0x7c4>)
 8003232:	400a      	ands	r2, r1
 8003234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003236:	f7fe fad7 	bl	80017e8 <HAL_GetTick>
 800323a:	0003      	movs	r3, r0
 800323c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800323e:	e008      	b.n	8003252 <HAL_RCC_OscConfig+0x79e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003240:	f7fe fad2 	bl	80017e8 <HAL_GetTick>
 8003244:	0002      	movs	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x79e>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e009      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003252:	4b07      	ldr	r3, [pc, #28]	@ (8003270 <HAL_RCC_OscConfig+0x7bc>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	2380      	movs	r3, #128	@ 0x80
 8003258:	049b      	lsls	r3, r3, #18
 800325a:	4013      	ands	r3, r2
 800325c:	d1f0      	bne.n	8003240 <HAL_RCC_OscConfig+0x78c>
 800325e:	e001      	b.n	8003264 <HAL_RCC_OscConfig+0x7b0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e000      	b.n	8003266 <HAL_RCC_OscConfig+0x7b2>
    }
  }
  return HAL_OK;
 8003264:	2300      	movs	r3, #0
}
 8003266:	0018      	movs	r0, r3
 8003268:	46bd      	mov	sp, r7
 800326a:	b008      	add	sp, #32
 800326c:	bdb0      	pop	{r4, r5, r7, pc}
 800326e:	46c0      	nop			@ (mov r8, r8)
 8003270:	40021000 	.word	0x40021000
 8003274:	efffffff 	.word	0xefffffff
 8003278:	feffffff 	.word	0xfeffffff
 800327c:	11c1808c 	.word	0x11c1808c

08003280 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8003280:	b5b0      	push	{r4, r5, r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800328a:	4b6c      	ldr	r3, [pc, #432]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2207      	movs	r2, #7
 8003290:	4013      	ands	r3, r2
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	429a      	cmp	r2, r3
 8003296:	d911      	bls.n	80032bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003298:	4b68      	ldr	r3, [pc, #416]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2207      	movs	r2, #7
 800329e:	4393      	bics	r3, r2
 80032a0:	0019      	movs	r1, r3
 80032a2:	4b66      	ldr	r3, [pc, #408]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	430a      	orrs	r2, r1
 80032a8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032aa:	4b64      	ldr	r3, [pc, #400]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2207      	movs	r2, #7
 80032b0:	4013      	ands	r3, r2
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d001      	beq.n	80032bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0bb      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2201      	movs	r2, #1
 80032c2:	4013      	ands	r3, r2
 80032c4:	d100      	bne.n	80032c8 <HAL_RCC_ClockConfig+0x48>
 80032c6:	e064      	b.n	8003392 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	d107      	bne.n	80032e0 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032d0:	4b5b      	ldr	r3, [pc, #364]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	2380      	movs	r3, #128	@ 0x80
 80032d6:	049b      	lsls	r3, r3, #18
 80032d8:	4013      	ands	r3, r2
 80032da:	d138      	bne.n	800334e <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e0a9      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d107      	bne.n	80032f8 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032e8:	4b55      	ldr	r3, [pc, #340]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	2380      	movs	r3, #128	@ 0x80
 80032ee:	029b      	lsls	r3, r3, #10
 80032f0:	4013      	ands	r3, r2
 80032f2:	d12c      	bne.n	800334e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e09d      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d106      	bne.n	800330e <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003300:	4b4f      	ldr	r3, [pc, #316]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2202      	movs	r2, #2
 8003306:	4013      	ands	r3, r2
 8003308:	d121      	bne.n	800334e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e092      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d107      	bne.n	8003326 <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003316:	4b4a      	ldr	r3, [pc, #296]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	2380      	movs	r3, #128	@ 0x80
 800331c:	00db      	lsls	r3, r3, #3
 800331e:	4013      	ands	r3, r2
 8003320:	d115      	bne.n	800334e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e086      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b04      	cmp	r3, #4
 800332c:	d107      	bne.n	800333e <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800332e:	4a44      	ldr	r2, [pc, #272]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 8003330:	2394      	movs	r3, #148	@ 0x94
 8003332:	58d3      	ldr	r3, [r2, r3]
 8003334:	2202      	movs	r2, #2
 8003336:	4013      	ands	r3, r2
 8003338:	d109      	bne.n	800334e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e07a      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800333e:	4a40      	ldr	r2, [pc, #256]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 8003340:	2390      	movs	r3, #144	@ 0x90
 8003342:	58d3      	ldr	r3, [r2, r3]
 8003344:	2202      	movs	r2, #2
 8003346:	4013      	ands	r3, r2
 8003348:	d101      	bne.n	800334e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e072      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800334e:	4b3c      	ldr	r3, [pc, #240]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2207      	movs	r2, #7
 8003354:	4393      	bics	r3, r2
 8003356:	0019      	movs	r1, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	4b38      	ldr	r3, [pc, #224]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 800335e:	430a      	orrs	r2, r1
 8003360:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003362:	f7fe fa41 	bl	80017e8 <HAL_GetTick>
 8003366:	0003      	movs	r3, r0
 8003368:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800336a:	e009      	b.n	8003380 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800336c:	f7fe fa3c 	bl	80017e8 <HAL_GetTick>
 8003370:	0002      	movs	r2, r0
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	4a33      	ldr	r2, [pc, #204]	@ (8003444 <HAL_RCC_ClockConfig+0x1c4>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e059      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003380:	4b2f      	ldr	r3, [pc, #188]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	2238      	movs	r2, #56	@ 0x38
 8003386:	401a      	ands	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	00db      	lsls	r3, r3, #3
 800338e:	429a      	cmp	r2, r3
 8003390:	d1ec      	bne.n	800336c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2202      	movs	r2, #2
 8003398:	4013      	ands	r3, r2
 800339a:	d009      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800339c:	4b28      	ldr	r3, [pc, #160]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	4a29      	ldr	r2, [pc, #164]	@ (8003448 <HAL_RCC_ClockConfig+0x1c8>)
 80033a2:	4013      	ands	r3, r2
 80033a4:	0019      	movs	r1, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	4b25      	ldr	r3, [pc, #148]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 80033ac:	430a      	orrs	r2, r1
 80033ae:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033b0:	4b22      	ldr	r3, [pc, #136]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2207      	movs	r2, #7
 80033b6:	4013      	ands	r3, r2
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d211      	bcs.n	80033e2 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033be:	4b1f      	ldr	r3, [pc, #124]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2207      	movs	r2, #7
 80033c4:	4393      	bics	r3, r2
 80033c6:	0019      	movs	r1, r3
 80033c8:	4b1c      	ldr	r3, [pc, #112]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80033ca:	683a      	ldr	r2, [r7, #0]
 80033cc:	430a      	orrs	r2, r1
 80033ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d0:	4b1a      	ldr	r3, [pc, #104]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2207      	movs	r2, #7
 80033d6:	4013      	ands	r3, r2
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d001      	beq.n	80033e2 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e028      	b.n	8003434 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2204      	movs	r2, #4
 80033e8:	4013      	ands	r3, r2
 80033ea:	d009      	beq.n	8003400 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033ec:	4b14      	ldr	r3, [pc, #80]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	4a16      	ldr	r2, [pc, #88]	@ (800344c <HAL_RCC_ClockConfig+0x1cc>)
 80033f2:	4013      	ands	r3, r2
 80033f4:	0019      	movs	r1, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68da      	ldr	r2, [r3, #12]
 80033fa:	4b11      	ldr	r3, [pc, #68]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 80033fc:	430a      	orrs	r2, r1
 80033fe:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8003400:	f000 f82a 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 8003404:	0001      	movs	r1, r0
 8003406:	4b0e      	ldr	r3, [pc, #56]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 8003408:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800340a:	0a1b      	lsrs	r3, r3, #8
 800340c:	220f      	movs	r2, #15
 800340e:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8003410:	4a0f      	ldr	r2, [pc, #60]	@ (8003450 <HAL_RCC_ClockConfig+0x1d0>)
 8003412:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003414:	001a      	movs	r2, r3
 8003416:	231f      	movs	r3, #31
 8003418:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 800341a:	000a      	movs	r2, r1
 800341c:	40da      	lsrs	r2, r3
 800341e:	4b0d      	ldr	r3, [pc, #52]	@ (8003454 <HAL_RCC_ClockConfig+0x1d4>)
 8003420:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8003422:	250b      	movs	r5, #11
 8003424:	197c      	adds	r4, r7, r5
 8003426:	2000      	movs	r0, #0
 8003428:	f7fe f982 	bl	8001730 <HAL_InitTick>
 800342c:	0003      	movs	r3, r0
 800342e:	7023      	strb	r3, [r4, #0]

  return halstatus;
 8003430:	197b      	adds	r3, r7, r5
 8003432:	781b      	ldrb	r3, [r3, #0]
}
 8003434:	0018      	movs	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	b004      	add	sp, #16
 800343a:	bdb0      	pop	{r4, r5, r7, pc}
 800343c:	40022000 	.word	0x40022000
 8003440:	40021000 	.word	0x40021000
 8003444:	00001388 	.word	0x00001388
 8003448:	fffff0ff 	.word	0xfffff0ff
 800344c:	ffff8fff 	.word	0xffff8fff
 8003450:	08005e48 	.word	0x08005e48
 8003454:	20000014 	.word	0x20000014

08003458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b08a      	sub	sp, #40	@ 0x28
 800345c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800345e:	2300      	movs	r3, #0
 8003460:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8003462:	2300      	movs	r3, #0
 8003464:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003466:	4b46      	ldr	r3, [pc, #280]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2238      	movs	r2, #56	@ 0x38
 800346c:	4013      	ands	r3, r2
 800346e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003470:	4b43      	ldr	r3, [pc, #268]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	2203      	movs	r2, #3
 8003476:	4013      	ands	r3, r2
 8003478:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d005      	beq.n	800348c <HAL_RCC_GetSysClockFreq+0x34>
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	2b18      	cmp	r3, #24
 8003484:	d125      	bne.n	80034d2 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d122      	bne.n	80034d2 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800348c:	4b3c      	ldr	r3, [pc, #240]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2208      	movs	r2, #8
 8003492:	4013      	ands	r3, r2
 8003494:	d107      	bne.n	80034a6 <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8003496:	4a3a      	ldr	r2, [pc, #232]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 8003498:	2394      	movs	r3, #148	@ 0x94
 800349a:	58d3      	ldr	r3, [r2, r3]
 800349c:	0a1b      	lsrs	r3, r3, #8
 800349e:	220f      	movs	r2, #15
 80034a0:	4013      	ands	r3, r2
 80034a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80034a4:	e005      	b.n	80034b2 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034a6:	4b36      	ldr	r3, [pc, #216]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	091b      	lsrs	r3, r3, #4
 80034ac:	220f      	movs	r2, #15
 80034ae:	4013      	ands	r3, r2
 80034b0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 80034b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b4:	2b0b      	cmp	r3, #11
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 80034bc:	4b31      	ldr	r3, [pc, #196]	@ (8003584 <HAL_RCC_GetSysClockFreq+0x12c>)
 80034be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034c0:	0092      	lsls	r2, r2, #2
 80034c2:	58d3      	ldr	r3, [r2, r3]
 80034c4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d11b      	bne.n	8003504 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80034cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ce:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80034d0:	e018      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	2b08      	cmp	r3, #8
 80034d6:	d102      	bne.n	80034de <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x130>)
 80034da:	623b      	str	r3, [r7, #32]
 80034dc:	e012      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	2b10      	cmp	r3, #16
 80034e2:	d102      	bne.n	80034ea <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034e4:	4b29      	ldr	r3, [pc, #164]	@ (800358c <HAL_RCC_GetSysClockFreq+0x134>)
 80034e6:	623b      	str	r3, [r7, #32]
 80034e8:	e00c      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	2b20      	cmp	r3, #32
 80034ee:	d103      	bne.n	80034f8 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80034f0:	23fa      	movs	r3, #250	@ 0xfa
 80034f2:	01db      	lsls	r3, r3, #7
 80034f4:	623b      	str	r3, [r7, #32]
 80034f6:	e005      	b.n	8003504 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	2b28      	cmp	r3, #40	@ 0x28
 80034fc:	d102      	bne.n	8003504 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80034fe:	2380      	movs	r3, #128	@ 0x80
 8003500:	021b      	lsls	r3, r3, #8
 8003502:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	2b18      	cmp	r3, #24
 8003508:	d135      	bne.n	8003576 <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800350a:	4b1d      	ldr	r3, [pc, #116]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	2203      	movs	r2, #3
 8003510:	4013      	ands	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003514:	4b1a      	ldr	r3, [pc, #104]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	091b      	lsrs	r3, r3, #4
 800351a:	2207      	movs	r2, #7
 800351c:	4013      	ands	r3, r2
 800351e:	3301      	adds	r3, #1
 8003520:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	2b02      	cmp	r3, #2
 8003526:	d003      	beq.n	8003530 <HAL_RCC_GetSysClockFreq+0xd8>
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	2b03      	cmp	r3, #3
 800352c:	d003      	beq.n	8003536 <HAL_RCC_GetSysClockFreq+0xde>
 800352e:	e005      	b.n	800353c <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 8003530:	4b15      	ldr	r3, [pc, #84]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x130>)
 8003532:	61fb      	str	r3, [r7, #28]
        break;
 8003534:	e005      	b.n	8003542 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 8003536:	4b15      	ldr	r3, [pc, #84]	@ (800358c <HAL_RCC_GetSysClockFreq+0x134>)
 8003538:	61fb      	str	r3, [r7, #28]
        break;
 800353a:	e002      	b.n	8003542 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 800353c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353e:	61fb      	str	r3, [r7, #28]
        break;
 8003540:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 8003542:	4b0f      	ldr	r3, [pc, #60]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	0a1b      	lsrs	r3, r3, #8
 8003548:	227f      	movs	r2, #127	@ 0x7f
 800354a:	4013      	ands	r3, r2
 800354c:	69fa      	ldr	r2, [r7, #28]
 800354e:	4353      	muls	r3, r2
 8003550:	68f9      	ldr	r1, [r7, #12]
 8003552:	0018      	movs	r0, r3
 8003554:	f7fc fdea 	bl	800012c <__udivsi3>
 8003558:	0003      	movs	r3, r0
 800355a:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800355c:	4b08      	ldr	r3, [pc, #32]	@ (8003580 <HAL_RCC_GetSysClockFreq+0x128>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	0f5b      	lsrs	r3, r3, #29
 8003562:	2207      	movs	r2, #7
 8003564:	4013      	ands	r3, r2
 8003566:	3301      	adds	r3, #1
 8003568:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	68b8      	ldr	r0, [r7, #8]
 800356e:	f7fc fddd 	bl	800012c <__udivsi3>
 8003572:	0003      	movs	r3, r0
 8003574:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8003576:	6a3b      	ldr	r3, [r7, #32]
}
 8003578:	0018      	movs	r0, r3
 800357a:	46bd      	mov	sp, r7
 800357c:	b00a      	add	sp, #40	@ 0x28
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40021000 	.word	0x40021000
 8003584:	08005e60 	.word	0x08005e60
 8003588:	00f42400 	.word	0x00f42400
 800358c:	003d0900 	.word	0x003d0900

08003590 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003594:	4b02      	ldr	r3, [pc, #8]	@ (80035a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003596:	681b      	ldr	r3, [r3, #0]
}
 8003598:	0018      	movs	r0, r3
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	20000014 	.word	0x20000014

080035a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos] & 0x1FU));
 80035a8:	f7ff fff2 	bl	8003590 <HAL_RCC_GetHCLKFreq>
 80035ac:	0001      	movs	r1, r0
 80035ae:	4b07      	ldr	r3, [pc, #28]	@ (80035cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	0b1b      	lsrs	r3, r3, #12
 80035b4:	2207      	movs	r2, #7
 80035b6:	4013      	ands	r3, r2
 80035b8:	4a05      	ldr	r2, [pc, #20]	@ (80035d0 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80035ba:	5cd3      	ldrb	r3, [r2, r3]
 80035bc:	001a      	movs	r2, r3
 80035be:	231f      	movs	r3, #31
 80035c0:	4013      	ands	r3, r2
 80035c2:	40d9      	lsrs	r1, r3
 80035c4:	000b      	movs	r3, r1
}
 80035c6:	0018      	movs	r0, r3
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	40021000 	.word	0x40021000
 80035d0:	08005e58 	.word	0x08005e58

080035d4 <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
                                      RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;
#else
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	221f      	movs	r2, #31
 80035e0:	601a      	str	r2, [r3, #0]
                                      RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
#endif /* RCC_CRRCR_HSI48ON */
  /* Get the HSE configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 80035e2:	4b6e      	ldr	r3, [pc, #440]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	2380      	movs	r3, #128	@ 0x80
 80035e8:	02db      	lsls	r3, r3, #11
 80035ea:	401a      	ands	r2, r3
 80035ec:	2380      	movs	r3, #128	@ 0x80
 80035ee:	02db      	lsls	r3, r3, #11
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d104      	bne.n	80035fe <HAL_RCC_GetOscConfig+0x2a>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	22a0      	movs	r2, #160	@ 0xa0
 80035f8:	02d2      	lsls	r2, r2, #11
 80035fa:	605a      	str	r2, [r3, #4]
 80035fc:	e010      	b.n	8003620 <HAL_RCC_GetOscConfig+0x4c>
  }
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 80035fe:	4b67      	ldr	r3, [pc, #412]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	2380      	movs	r3, #128	@ 0x80
 8003604:	025b      	lsls	r3, r3, #9
 8003606:	401a      	ands	r2, r3
 8003608:	2380      	movs	r3, #128	@ 0x80
 800360a:	025b      	lsls	r3, r3, #9
 800360c:	429a      	cmp	r2, r3
 800360e:	d104      	bne.n	800361a <HAL_RCC_GetOscConfig+0x46>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2280      	movs	r2, #128	@ 0x80
 8003614:	0252      	lsls	r2, r2, #9
 8003616:	605a      	str	r2, [r3, #4]
 8003618:	e002      	b.n	8003620 <HAL_RCC_GetOscConfig+0x4c>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 8003620:	4b5e      	ldr	r3, [pc, #376]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	2380      	movs	r3, #128	@ 0x80
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	401a      	ands	r2, r3
 800362a:	2380      	movs	r3, #128	@ 0x80
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	429a      	cmp	r2, r3
 8003630:	d104      	bne.n	800363c <HAL_RCC_GetOscConfig+0x68>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2280      	movs	r2, #128	@ 0x80
 8003636:	0052      	lsls	r2, r2, #1
 8003638:	60da      	str	r2, [r3, #12]
 800363a:	e002      	b.n	8003642 <HAL_RCC_GetOscConfig+0x6e>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	60da      	str	r2, [r3, #12]
  }
  RCC_OscInitStruct->HSICalibrationValue = ((RCC->ICSCR & RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
 8003642:	4b56      	ldr	r3, [pc, #344]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	0e1b      	lsrs	r3, r3, #24
 8003648:	227f      	movs	r2, #127	@ 0x7f
 800364a:	401a      	ands	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	611a      	str	r2, [r3, #16]

  /* Get the MSI configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_MSION) == RCC_CR_MSION)
 8003650:	4b52      	ldr	r3, [pc, #328]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2201      	movs	r2, #1
 8003656:	4013      	ands	r3, r2
 8003658:	2b01      	cmp	r3, #1
 800365a:	d103      	bne.n	8003664 <HAL_RCC_GetOscConfig+0x90>
  {
    RCC_OscInitStruct->MSIState = RCC_MSI_ON;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	61da      	str	r2, [r3, #28]
 8003662:	e002      	b.n	800366a <HAL_RCC_GetOscConfig+0x96>
  }
  else
  {
    RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	61da      	str	r2, [r3, #28]
  }

  RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos;
 800366a:	4b4c      	ldr	r3, [pc, #304]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	0a1b      	lsrs	r3, r3, #8
 8003670:	22ff      	movs	r2, #255	@ 0xff
 8003672:	401a      	ands	r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003678:	4b48      	ldr	r3, [pc, #288]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	22f0      	movs	r2, #240	@ 0xf0
 800367e:	401a      	ands	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Get the LSE configuration -----------------------------------------------*/
  /* Get BDCR register */
  regval = RCC->BDCR;
 8003684:	4a45      	ldr	r2, [pc, #276]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003686:	2390      	movs	r3, #144	@ 0x90
 8003688:	58d3      	ldr	r3, [r2, r3]
 800368a:	60fb      	str	r3, [r7, #12]
  if (READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 800368c:	4a43      	ldr	r2, [pc, #268]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 800368e:	2390      	movs	r3, #144	@ 0x90
 8003690:	58d3      	ldr	r3, [r2, r3]
 8003692:	2204      	movs	r2, #4
 8003694:	4013      	ands	r3, r2
 8003696:	2b04      	cmp	r3, #4
 8003698:	d10f      	bne.n	80036ba <HAL_RCC_GetOscConfig+0xe6>
  {
    if (((regval & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2201      	movs	r2, #1
 800369e:	4013      	ands	r3, r2
 80036a0:	d007      	beq.n	80036b2 <HAL_RCC_GetOscConfig+0xde>
        && ((regval & RCC_BDCR_LSESYSEN) == RCC_BDCR_LSESYSEN))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2280      	movs	r2, #128	@ 0x80
 80036a6:	4013      	ands	r3, r2
 80036a8:	d003      	beq.n	80036b2 <HAL_RCC_GetOscConfig+0xde>
    {
      RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2285      	movs	r2, #133	@ 0x85
 80036ae:	609a      	str	r2, [r3, #8]
 80036b0:	e01c      	b.n	80036ec <HAL_RCC_GetOscConfig+0x118>
    }
    else
    {
      RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_RTC_ONLY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2205      	movs	r2, #5
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	e018      	b.n	80036ec <HAL_RCC_GetOscConfig+0x118>
    }
  }
  else if (READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 80036ba:	4a38      	ldr	r2, [pc, #224]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 80036bc:	2390      	movs	r3, #144	@ 0x90
 80036be:	58d3      	ldr	r3, [r2, r3]
 80036c0:	2201      	movs	r2, #1
 80036c2:	4013      	ands	r3, r2
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d10e      	bne.n	80036e6 <HAL_RCC_GetOscConfig+0x112>
  {
    if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) == RCC_BDCR_LSESYSEN)
 80036c8:	4a34      	ldr	r2, [pc, #208]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 80036ca:	2390      	movs	r3, #144	@ 0x90
 80036cc:	58d3      	ldr	r3, [r2, r3]
 80036ce:	2280      	movs	r2, #128	@ 0x80
 80036d0:	4013      	ands	r3, r2
 80036d2:	2b80      	cmp	r3, #128	@ 0x80
 80036d4:	d103      	bne.n	80036de <HAL_RCC_GetOscConfig+0x10a>
    {
      RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2281      	movs	r2, #129	@ 0x81
 80036da:	609a      	str	r2, [r3, #8]
 80036dc:	e006      	b.n	80036ec <HAL_RCC_GetOscConfig+0x118>
    }
    else
    {
      RCC_OscInitStruct->LSEState = RCC_LSE_ON_RTC_ONLY;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	609a      	str	r2, [r3, #8]
 80036e4:	e002      	b.n	80036ec <HAL_RCC_GetOscConfig+0x118>
    }
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if (READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
 80036ec:	4a2b      	ldr	r2, [pc, #172]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 80036ee:	2394      	movs	r3, #148	@ 0x94
 80036f0:	58d3      	ldr	r3, [r2, r3]
 80036f2:	2201      	movs	r2, #1
 80036f4:	4013      	ands	r3, r2
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d103      	bne.n	8003702 <HAL_RCC_GetOscConfig+0x12e>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	615a      	str	r2, [r3, #20]
 8003700:	e002      	b.n	8003708 <HAL_RCC_GetOscConfig+0x134>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	615a      	str	r2, [r3, #20]
  }

  if ((RCC->CSR & RCC_CSR_LSIPREDIV) == RCC_CSR_LSIPREDIV)
 8003708:	4a24      	ldr	r2, [pc, #144]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 800370a:	2394      	movs	r3, #148	@ 0x94
 800370c:	58d3      	ldr	r3, [r2, r3]
 800370e:	2204      	movs	r2, #4
 8003710:	4013      	ands	r3, r2
 8003712:	2b04      	cmp	r3, #4
 8003714:	d103      	bne.n	800371e <HAL_RCC_GetOscConfig+0x14a>
  {
    RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV128;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2204      	movs	r2, #4
 800371a:	619a      	str	r2, [r3, #24]
 800371c:	e002      	b.n	8003724 <HAL_RCC_GetOscConfig+0x150>
  }
  else
  {
    RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV1;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	619a      	str	r2, [r3, #24]
  {
    RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
  }
#endif /* RCC_CRRCR_HSI48ON */
  /* Get the PLL configuration -----------------------------------------------*/
  if (READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
 8003724:	4b1d      	ldr	r3, [pc, #116]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	2380      	movs	r3, #128	@ 0x80
 800372a:	045b      	lsls	r3, r3, #17
 800372c:	401a      	ands	r2, r3
 800372e:	2380      	movs	r3, #128	@ 0x80
 8003730:	045b      	lsls	r3, r3, #17
 8003732:	429a      	cmp	r2, r3
 8003734:	d103      	bne.n	800373e <HAL_RCC_GetOscConfig+0x16a>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2202      	movs	r2, #2
 800373a:	629a      	str	r2, [r3, #40]	@ 0x28
 800373c:	e002      	b.n	8003744 <HAL_RCC_GetOscConfig+0x170>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2201      	movs	r2, #1
 8003742:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003744:	4b15      	ldr	r3, [pc, #84]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	2203      	movs	r2, #3
 800374a:	401a      	ands	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003750:	4b12      	ldr	r3, [pc, #72]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	2270      	movs	r2, #112	@ 0x70
 8003756:	401a      	ands	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800375c:	4b0f      	ldr	r3, [pc, #60]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	0a1b      	lsrs	r3, r3, #8
 8003762:	227f      	movs	r2, #127	@ 0x7f
 8003764:	401a      	ands	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct->PLL.PLLQ = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ)));
 800376a:	4b0c      	ldr	r3, [pc, #48]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	23e0      	movs	r3, #224	@ 0xe0
 8003770:	051b      	lsls	r3, r3, #20
 8003772:	401a      	ands	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC_OscInitStruct->PLL.PLLR = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR)));
 8003778:	4b08      	ldr	r3, [pc, #32]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	0f5b      	lsrs	r3, r3, #29
 800377e:	075a      	lsls	r2, r3, #29
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	641a      	str	r2, [r3, #64]	@ 0x40
  RCC_OscInitStruct->PLL.PLLP = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP)));
 8003784:	4b05      	ldr	r3, [pc, #20]	@ (800379c <HAL_RCC_GetOscConfig+0x1c8>)
 8003786:	68da      	ldr	r2, [r3, #12]
 8003788:	23f8      	movs	r3, #248	@ 0xf8
 800378a:	039b      	lsls	r3, r3, #14
 800378c:	401a      	ands	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	639a      	str	r2, [r3, #56]	@ 0x38

}
 8003792:	46c0      	nop			@ (mov r8, r8)
 8003794:	46bd      	mov	sp, r7
 8003796:	b004      	add	sp, #16
 8003798:	bd80      	pop	{r7, pc}
 800379a:	46c0      	nop			@ (mov r8, r8)
 800379c:	40021000 	.word	0x40021000

080037a0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2207      	movs	r2, #7
 80037ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80037b0:	4b0e      	ldr	r3, [pc, #56]	@ (80037ec <HAL_RCC_GetClockConfig+0x4c>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	2207      	movs	r2, #7
 80037b6:	401a      	ands	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80037bc:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <HAL_RCC_GetClockConfig+0x4c>)
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	23f0      	movs	r3, #240	@ 0xf0
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	401a      	ands	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 80037ca:	4b08      	ldr	r3, [pc, #32]	@ (80037ec <HAL_RCC_GetClockConfig+0x4c>)
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	23e0      	movs	r3, #224	@ 0xe0
 80037d0:	01db      	lsls	r3, r3, #7
 80037d2:	401a      	ands	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	60da      	str	r2, [r3, #12]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80037d8:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <HAL_RCC_GetClockConfig+0x50>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2207      	movs	r2, #7
 80037de:	401a      	ands	r2, r3
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	601a      	str	r2, [r3, #0]
}
 80037e4:	46c0      	nop			@ (mov r8, r8)
 80037e6:	46bd      	mov	sp, r7
 80037e8:	b002      	add	sp, #8
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40022000 	.word	0x40022000

080037f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037fc:	2300      	movs	r3, #0
 80037fe:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003800:	4b2f      	ldr	r3, [pc, #188]	@ (80038c0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8003802:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003804:	2380      	movs	r3, #128	@ 0x80
 8003806:	055b      	lsls	r3, r3, #21
 8003808:	4013      	ands	r3, r2
 800380a:	d004      	beq.n	8003816 <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800380c:	f7ff f912 	bl	8002a34 <HAL_PWREx_GetVoltageRange>
 8003810:	0003      	movs	r3, r0
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	e017      	b.n	8003846 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003816:	4b2a      	ldr	r3, [pc, #168]	@ (80038c0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8003818:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800381a:	4b29      	ldr	r3, [pc, #164]	@ (80038c0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800381c:	2180      	movs	r1, #128	@ 0x80
 800381e:	0549      	lsls	r1, r1, #21
 8003820:	430a      	orrs	r2, r1
 8003822:	659a      	str	r2, [r3, #88]	@ 0x58
 8003824:	4b26      	ldr	r3, [pc, #152]	@ (80038c0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8003826:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003828:	2380      	movs	r3, #128	@ 0x80
 800382a:	055b      	lsls	r3, r3, #21
 800382c:	4013      	ands	r3, r2
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003832:	f7ff f8ff 	bl	8002a34 <HAL_PWREx_GetVoltageRange>
 8003836:	0003      	movs	r3, r0
 8003838:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800383a:	4b21      	ldr	r3, [pc, #132]	@ (80038c0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 800383c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800383e:	4b20      	ldr	r3, [pc, #128]	@ (80038c0 <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8003840:	4920      	ldr	r1, [pc, #128]	@ (80038c4 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8003842:	400a      	ands	r2, r1
 8003844:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	2380      	movs	r3, #128	@ 0x80
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	429a      	cmp	r2, r3
 800384e:	d111      	bne.n	8003874 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b80      	cmp	r3, #128	@ 0x80
 8003854:	d91c      	bls.n	8003890 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2bb0      	cmp	r3, #176	@ 0xb0
 800385a:	d902      	bls.n	8003862 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800385c:	2302      	movs	r3, #2
 800385e:	613b      	str	r3, [r7, #16]
 8003860:	e016      	b.n	8003890 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b90      	cmp	r3, #144	@ 0x90
 8003866:	d902      	bls.n	800386e <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003868:	2301      	movs	r3, #1
 800386a:	613b      	str	r3, [r7, #16]
 800386c:	e010      	b.n	8003890 <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 800386e:	2300      	movs	r3, #0
 8003870:	613b      	str	r3, [r7, #16]
 8003872:	e00d      	b.n	8003890 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b7f      	cmp	r3, #127	@ 0x7f
 8003878:	d902      	bls.n	8003880 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 800387a:	2302      	movs	r3, #2
 800387c:	613b      	str	r3, [r7, #16]
 800387e:	e007      	b.n	8003890 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b70      	cmp	r3, #112	@ 0x70
 8003884:	d102      	bne.n	800388c <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8003886:	2301      	movs	r3, #1
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	e001      	b.n	8003890 <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 800388c:	2300      	movs	r3, #0
 800388e:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003890:	4b0d      	ldr	r3, [pc, #52]	@ (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2207      	movs	r2, #7
 8003896:	4393      	bics	r3, r2
 8003898:	0019      	movs	r1, r3
 800389a:	4b0b      	ldr	r3, [pc, #44]	@ (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	430a      	orrs	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80038a2:	4b09      	ldr	r3, [pc, #36]	@ (80038c8 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2207      	movs	r2, #7
 80038a8:	4013      	ands	r3, r2
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d001      	beq.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e000      	b.n	80038b6 <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	0018      	movs	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	b006      	add	sp, #24
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	46c0      	nop			@ (mov r8, r8)
 80038c0:	40021000 	.word	0x40021000
 80038c4:	efffffff 	.word	0xefffffff
 80038c8:	40022000 	.word	0x40022000

080038cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80038d4:	2313      	movs	r3, #19
 80038d6:	18fb      	adds	r3, r7, r3
 80038d8:	2200      	movs	r2, #0
 80038da:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038dc:	2312      	movs	r3, #18
 80038de:	18fb      	adds	r3, r7, r3
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	2380      	movs	r3, #128	@ 0x80
 80038ea:	021b      	lsls	r3, r3, #8
 80038ec:	4013      	ands	r3, r2
 80038ee:	d100      	bne.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80038f0:	e0b7      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038f2:	2011      	movs	r0, #17
 80038f4:	183b      	adds	r3, r7, r0
 80038f6:	2200      	movs	r2, #0
 80038f8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038fa:	4b4c      	ldr	r3, [pc, #304]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80038fe:	2380      	movs	r3, #128	@ 0x80
 8003900:	055b      	lsls	r3, r3, #21
 8003902:	4013      	ands	r3, r2
 8003904:	d110      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003906:	4b49      	ldr	r3, [pc, #292]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003908:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800390a:	4b48      	ldr	r3, [pc, #288]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800390c:	2180      	movs	r1, #128	@ 0x80
 800390e:	0549      	lsls	r1, r1, #21
 8003910:	430a      	orrs	r2, r1
 8003912:	659a      	str	r2, [r3, #88]	@ 0x58
 8003914:	4b45      	ldr	r3, [pc, #276]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003916:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003918:	2380      	movs	r3, #128	@ 0x80
 800391a:	055b      	lsls	r3, r3, #21
 800391c:	4013      	ands	r3, r2
 800391e:	60bb      	str	r3, [r7, #8]
 8003920:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003922:	183b      	adds	r3, r7, r0
 8003924:	2201      	movs	r2, #1
 8003926:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003928:	4b41      	ldr	r3, [pc, #260]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	4b40      	ldr	r3, [pc, #256]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800392e:	2180      	movs	r1, #128	@ 0x80
 8003930:	0049      	lsls	r1, r1, #1
 8003932:	430a      	orrs	r2, r1
 8003934:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003936:	f7fd ff57 	bl	80017e8 <HAL_GetTick>
 800393a:	0003      	movs	r3, r0
 800393c:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800393e:	e00b      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003940:	f7fd ff52 	bl	80017e8 <HAL_GetTick>
 8003944:	0002      	movs	r2, r0
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d904      	bls.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800394e:	2313      	movs	r3, #19
 8003950:	18fb      	adds	r3, r7, r3
 8003952:	2203      	movs	r2, #3
 8003954:	701a      	strb	r2, [r3, #0]
        break;
 8003956:	e005      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003958:	4b35      	ldr	r3, [pc, #212]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	2380      	movs	r3, #128	@ 0x80
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	4013      	ands	r3, r2
 8003962:	d0ed      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003964:	2313      	movs	r3, #19
 8003966:	18fb      	adds	r3, r7, r3
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d168      	bne.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800396e:	4a2f      	ldr	r2, [pc, #188]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003970:	2390      	movs	r3, #144	@ 0x90
 8003972:	58d2      	ldr	r2, [r2, r3]
 8003974:	23c0      	movs	r3, #192	@ 0xc0
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	4013      	ands	r3, r2
 800397a:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d01f      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	429a      	cmp	r2, r3
 800398a:	d01a      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800398c:	4a27      	ldr	r2, [pc, #156]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800398e:	2390      	movs	r3, #144	@ 0x90
 8003990:	58d3      	ldr	r3, [r2, r3]
 8003992:	4a28      	ldr	r2, [pc, #160]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003994:	4013      	ands	r3, r2
 8003996:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003998:	4a24      	ldr	r2, [pc, #144]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800399a:	2390      	movs	r3, #144	@ 0x90
 800399c:	58d3      	ldr	r3, [r2, r3]
 800399e:	4923      	ldr	r1, [pc, #140]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039a0:	2280      	movs	r2, #128	@ 0x80
 80039a2:	0252      	lsls	r2, r2, #9
 80039a4:	4313      	orrs	r3, r2
 80039a6:	2290      	movs	r2, #144	@ 0x90
 80039a8:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039aa:	4a20      	ldr	r2, [pc, #128]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ac:	2390      	movs	r3, #144	@ 0x90
 80039ae:	58d3      	ldr	r3, [r2, r3]
 80039b0:	491e      	ldr	r1, [pc, #120]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039b2:	4a21      	ldr	r2, [pc, #132]	@ (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	2290      	movs	r2, #144	@ 0x90
 80039b8:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039ba:	491c      	ldr	r1, [pc, #112]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039bc:	2290      	movs	r2, #144	@ 0x90
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	2201      	movs	r2, #1
 80039c6:	4013      	ands	r3, r2
 80039c8:	d017      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ca:	f7fd ff0d 	bl	80017e8 <HAL_GetTick>
 80039ce:	0003      	movs	r3, r0
 80039d0:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039d2:	e00c      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d4:	f7fd ff08 	bl	80017e8 <HAL_GetTick>
 80039d8:	0002      	movs	r2, r0
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	4a17      	ldr	r2, [pc, #92]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x170>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d904      	bls.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 80039e4:	2313      	movs	r3, #19
 80039e6:	18fb      	adds	r3, r7, r3
 80039e8:	2203      	movs	r2, #3
 80039ea:	701a      	strb	r2, [r3, #0]
            break;
 80039ec:	e005      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039ee:	4a0f      	ldr	r2, [pc, #60]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039f0:	2390      	movs	r3, #144	@ 0x90
 80039f2:	58d3      	ldr	r3, [r2, r3]
 80039f4:	2202      	movs	r2, #2
 80039f6:	4013      	ands	r3, r2
 80039f8:	d0ec      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 80039fa:	2313      	movs	r3, #19
 80039fc:	18fb      	adds	r3, r7, r3
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10b      	bne.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a04:	4a09      	ldr	r2, [pc, #36]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a06:	2390      	movs	r3, #144	@ 0x90
 8003a08:	58d3      	ldr	r3, [r2, r3]
 8003a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003a0c:	401a      	ands	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a12:	4906      	ldr	r1, [pc, #24]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	2290      	movs	r2, #144	@ 0x90
 8003a18:	508b      	str	r3, [r1, r2]
 8003a1a:	e017      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a1c:	2312      	movs	r3, #18
 8003a1e:	18fb      	adds	r3, r7, r3
 8003a20:	2213      	movs	r2, #19
 8003a22:	18ba      	adds	r2, r7, r2
 8003a24:	7812      	ldrb	r2, [r2, #0]
 8003a26:	701a      	strb	r2, [r3, #0]
 8003a28:	e010      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x180>
 8003a2a:	46c0      	nop			@ (mov r8, r8)
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	40007000 	.word	0x40007000
 8003a34:	fffffcff 	.word	0xfffffcff
 8003a38:	fffeffff 	.word	0xfffeffff
 8003a3c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a40:	2312      	movs	r3, #18
 8003a42:	18fb      	adds	r3, r7, r3
 8003a44:	2213      	movs	r2, #19
 8003a46:	18ba      	adds	r2, r7, r2
 8003a48:	7812      	ldrb	r2, [r2, #0]
 8003a4a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a4c:	2311      	movs	r3, #17
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d105      	bne.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a56:	4b84      	ldr	r3, [pc, #528]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003a58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003a5a:	4b83      	ldr	r3, [pc, #524]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003a5c:	4983      	ldr	r1, [pc, #524]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8003a5e:	400a      	ands	r2, r1
 8003a60:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2201      	movs	r2, #1
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d00b      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a6c:	4a7e      	ldr	r2, [pc, #504]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003a6e:	2388      	movs	r3, #136	@ 0x88
 8003a70:	58d3      	ldr	r3, [r2, r3]
 8003a72:	2203      	movs	r2, #3
 8003a74:	4393      	bics	r3, r2
 8003a76:	001a      	movs	r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	497a      	ldr	r1, [pc, #488]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	2288      	movs	r2, #136	@ 0x88
 8003a82:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2202      	movs	r2, #2
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d00b      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a8e:	4a76      	ldr	r2, [pc, #472]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003a90:	2388      	movs	r3, #136	@ 0x88
 8003a92:	58d3      	ldr	r3, [r2, r3]
 8003a94:	220c      	movs	r2, #12
 8003a96:	4393      	bics	r3, r2
 8003a98:	001a      	movs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	4972      	ldr	r1, [pc, #456]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	2288      	movs	r2, #136	@ 0x88
 8003aa4:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2210      	movs	r2, #16
 8003aac:	4013      	ands	r3, r2
 8003aae:	d00a      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ab0:	4a6d      	ldr	r2, [pc, #436]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003ab2:	2388      	movs	r3, #136	@ 0x88
 8003ab4:	58d3      	ldr	r3, [r2, r3]
 8003ab6:	4a6e      	ldr	r2, [pc, #440]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8003ab8:	401a      	ands	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	496a      	ldr	r1, [pc, #424]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	2288      	movs	r2, #136	@ 0x88
 8003ac4:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2208      	movs	r2, #8
 8003acc:	4013      	ands	r3, r2
 8003ace:	d00a      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8003ad0:	4a65      	ldr	r2, [pc, #404]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003ad2:	2388      	movs	r3, #136	@ 0x88
 8003ad4:	58d3      	ldr	r3, [r2, r3]
 8003ad6:	4a67      	ldr	r2, [pc, #412]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8003ad8:	401a      	ands	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	4962      	ldr	r1, [pc, #392]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	2288      	movs	r2, #136	@ 0x88
 8003ae4:	508b      	str	r3, [r1, r2]
    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2220      	movs	r2, #32
 8003aec:	4013      	ands	r3, r2
 8003aee:	d00a      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003af0:	4a5d      	ldr	r2, [pc, #372]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003af2:	2388      	movs	r3, #136	@ 0x88
 8003af4:	58d3      	ldr	r3, [r2, r3]
 8003af6:	4a60      	ldr	r2, [pc, #384]	@ (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8003af8:	401a      	ands	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	495a      	ldr	r1, [pc, #360]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	2288      	movs	r2, #136	@ 0x88
 8003b04:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2240      	movs	r2, #64	@ 0x40
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d00a      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b10:	4a55      	ldr	r2, [pc, #340]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b12:	2388      	movs	r3, #136	@ 0x88
 8003b14:	58d3      	ldr	r3, [r2, r3]
 8003b16:	4a59      	ldr	r2, [pc, #356]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 8003b18:	401a      	ands	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	4952      	ldr	r1, [pc, #328]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	2288      	movs	r2, #136	@ 0x88
 8003b24:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2280      	movs	r2, #128	@ 0x80
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	d00a      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b30:	4a4d      	ldr	r2, [pc, #308]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b32:	2388      	movs	r3, #136	@ 0x88
 8003b34:	58d3      	ldr	r3, [r2, r3]
 8003b36:	4a52      	ldr	r2, [pc, #328]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8003b38:	401a      	ands	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	494a      	ldr	r1, [pc, #296]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	2288      	movs	r2, #136	@ 0x88
 8003b44:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	2380      	movs	r3, #128	@ 0x80
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	4013      	ands	r3, r2
 8003b50:	d00a      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b52:	4a45      	ldr	r2, [pc, #276]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b54:	2388      	movs	r3, #136	@ 0x88
 8003b56:	58d3      	ldr	r3, [r2, r3]
 8003b58:	4a4a      	ldr	r2, [pc, #296]	@ (8003c84 <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	4941      	ldr	r1, [pc, #260]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	2288      	movs	r2, #136	@ 0x88
 8003b66:	508b      	str	r3, [r1, r2]
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	2380      	movs	r3, #128	@ 0x80
 8003b6e:	01db      	lsls	r3, r3, #7
 8003b70:	4013      	ands	r3, r2
 8003b72:	d017      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b78:	2380      	movs	r3, #128	@ 0x80
 8003b7a:	055b      	lsls	r3, r3, #21
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d106      	bne.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8003b80:	4b39      	ldr	r3, [pc, #228]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b82:	68da      	ldr	r2, [r3, #12]
 8003b84:	4b38      	ldr	r3, [pc, #224]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b86:	2180      	movs	r1, #128	@ 0x80
 8003b88:	0249      	lsls	r1, r1, #9
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b8e:	4a36      	ldr	r2, [pc, #216]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b90:	2388      	movs	r3, #136	@ 0x88
 8003b92:	58d3      	ldr	r3, [r2, r3]
 8003b94:	4a3c      	ldr	r2, [pc, #240]	@ (8003c88 <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 8003b96:	401a      	ands	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9c:	4932      	ldr	r1, [pc, #200]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	2288      	movs	r2, #136	@ 0x88
 8003ba2:	508b      	str	r3, [r1, r2]
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	2380      	movs	r3, #128	@ 0x80
 8003baa:	019b      	lsls	r3, r3, #6
 8003bac:	4013      	ands	r3, r2
 8003bae:	d017      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bb4:	2380      	movs	r3, #128	@ 0x80
 8003bb6:	051b      	lsls	r3, r3, #20
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d106      	bne.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8003bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003bbe:	68da      	ldr	r2, [r3, #12]
 8003bc0:	4b29      	ldr	r3, [pc, #164]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003bc2:	2180      	movs	r1, #128	@ 0x80
 8003bc4:	0449      	lsls	r1, r1, #17
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bca:	4a27      	ldr	r2, [pc, #156]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003bcc:	2388      	movs	r3, #136	@ 0x88
 8003bce:	58d3      	ldr	r3, [r2, r3]
 8003bd0:	4a2e      	ldr	r2, [pc, #184]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 8003bd2:	401a      	ands	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd8:	4923      	ldr	r1, [pc, #140]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	2288      	movs	r2, #136	@ 0x88
 8003bde:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	2380      	movs	r3, #128	@ 0x80
 8003be6:	00db      	lsls	r3, r3, #3
 8003be8:	4013      	ands	r3, r2
 8003bea:	d017      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bf0:	2380      	movs	r3, #128	@ 0x80
 8003bf2:	045b      	lsls	r3, r3, #17
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d106      	bne.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x33a>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8003bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003bfa:	68da      	ldr	r2, [r3, #12]
 8003bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003bfe:	2180      	movs	r1, #128	@ 0x80
 8003c00:	0449      	lsls	r1, r1, #17
 8003c02:	430a      	orrs	r2, r1
 8003c04:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003c06:	4a18      	ldr	r2, [pc, #96]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003c08:	2388      	movs	r3, #136	@ 0x88
 8003c0a:	58d3      	ldr	r3, [r2, r3]
 8003c0c:	4a20      	ldr	r2, [pc, #128]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8003c0e:	401a      	ands	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	4914      	ldr	r1, [pc, #80]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	2288      	movs	r2, #136	@ 0x88
 8003c1a:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	2380      	movs	r3, #128	@ 0x80
 8003c22:	011b      	lsls	r3, r3, #4
 8003c24:	4013      	ands	r3, r2
 8003c26:	d017      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c2c:	2380      	movs	r3, #128	@ 0x80
 8003c2e:	049b      	lsls	r3, r3, #18
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d106      	bne.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x376>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8003c34:	4b0c      	ldr	r3, [pc, #48]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003c36:	68da      	ldr	r2, [r3, #12]
 8003c38:	4b0b      	ldr	r3, [pc, #44]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003c3a:	2180      	movs	r1, #128	@ 0x80
 8003c3c:	0449      	lsls	r1, r1, #17
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003c42:	4a09      	ldr	r2, [pc, #36]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003c44:	2388      	movs	r3, #136	@ 0x88
 8003c46:	58d3      	ldr	r3, [r2, r3]
 8003c48:	4a11      	ldr	r2, [pc, #68]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 8003c4a:	401a      	ands	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c50:	4905      	ldr	r1, [pc, #20]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	2288      	movs	r2, #136	@ 0x88
 8003c56:	508b      	str	r3, [r1, r2]

  }

  return status;
 8003c58:	2312      	movs	r3, #18
 8003c5a:	18fb      	adds	r3, r7, r3
 8003c5c:	781b      	ldrb	r3, [r3, #0]
}
 8003c5e:	0018      	movs	r0, r3
 8003c60:	46bd      	mov	sp, r7
 8003c62:	b006      	add	sp, #24
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	46c0      	nop			@ (mov r8, r8)
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	efffffff 	.word	0xefffffff
 8003c70:	fffff3ff 	.word	0xfffff3ff
 8003c74:	fffffcff 	.word	0xfffffcff
 8003c78:	ffffcfff 	.word	0xffffcfff
 8003c7c:	fffcffff 	.word	0xfffcffff
 8003c80:	fff3ffff 	.word	0xfff3ffff
 8003c84:	ffcfffff 	.word	0xffcfffff
 8003c88:	cfffffff 	.word	0xcfffffff
 8003c8c:	f3ffffff 	.word	0xf3ffffff
 8003c90:	feffffff 	.word	0xfeffffff

08003c94 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_TIM1  TIM1 peripheral clock (only for devices with TIM1)
  *            @arg @ref RCC_PERIPHCLK_TIM15  TIM15 peripheral clock (only for devices with TIM15)
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003c94:	b590      	push	{r4, r7, lr}
 8003c96:	b089      	sub	sp, #36	@ 0x24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	61fb      	str	r3, [r7, #28]
  PLL_ClocksTypeDef pll_freq;
  uint32_t msirange;
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	2380      	movs	r3, #128	@ 0x80
 8003ca4:	021b      	lsls	r3, r3, #8
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d154      	bne.n	8003d54 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
  {
    /* Get the current RCC_PERIPHCLK_RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003caa:	4ad0      	ldr	r2, [pc, #832]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003cac:	2390      	movs	r3, #144	@ 0x90
 8003cae:	58d2      	ldr	r2, [r2, r3]
 8003cb0:	23c0      	movs	r3, #192	@ 0xc0
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	617b      	str	r3, [r7, #20]

    switch (srcclk)
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	23c0      	movs	r3, #192	@ 0xc0
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d039      	beq.n	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	23c0      	movs	r3, #192	@ 0xc0
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8003ccc:	f000 fbf3 	bl	80044b6 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	2380      	movs	r3, #128	@ 0x80
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d006      	beq.n	8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	2380      	movs	r3, #128	@ 0x80
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d00f      	beq.n	8003d04 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          frequency = HSE_VALUE / 32U;
        }
        break;
      default:
        /* No clock source, frequency default init at 0 */
        break;
 8003ce4:	f000 fbe7 	bl	80044b6 <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003ce8:	4ac0      	ldr	r2, [pc, #768]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003cea:	2390      	movs	r3, #144	@ 0x90
 8003cec:	58d3      	ldr	r3, [r2, r3]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d001      	beq.n	8003cfa <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 8003cf6:	f000 fbe0 	bl	80044ba <HAL_RCCEx_GetPeriphCLKFreq+0x826>
          frequency = LSE_VALUE;
 8003cfa:	2380      	movs	r3, #128	@ 0x80
 8003cfc:	021b      	lsls	r3, r3, #8
 8003cfe:	61fb      	str	r3, [r7, #28]
        break;
 8003d00:	f000 fbdb 	bl	80044ba <HAL_RCCEx_GetPeriphCLKFreq+0x826>
        if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003d04:	4ab9      	ldr	r2, [pc, #740]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003d06:	2394      	movs	r3, #148	@ 0x94
 8003d08:	58d3      	ldr	r3, [r2, r3]
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d001      	beq.n	8003d16 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8003d12:	f000 fbd4 	bl	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
          if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8003d16:	4ab5      	ldr	r2, [pc, #724]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003d18:	2394      	movs	r3, #148	@ 0x94
 8003d1a:	58d3      	ldr	r3, [r2, r3]
 8003d1c:	2204      	movs	r2, #4
 8003d1e:	4013      	ands	r3, r2
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d103      	bne.n	8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            frequency = LSI_VALUE / 128U;
 8003d24:	23fa      	movs	r3, #250	@ 0xfa
 8003d26:	61fb      	str	r3, [r7, #28]
        break;
 8003d28:	f000 fbc9 	bl	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
            frequency = LSI_VALUE;
 8003d2c:	23fa      	movs	r3, #250	@ 0xfa
 8003d2e:	01db      	lsls	r3, r3, #7
 8003d30:	61fb      	str	r3, [r7, #28]
        break;
 8003d32:	f000 fbc4 	bl	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003d36:	4bad      	ldr	r3, [pc, #692]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	2380      	movs	r3, #128	@ 0x80
 8003d3c:	029b      	lsls	r3, r3, #10
 8003d3e:	401a      	ands	r2, r3
 8003d40:	2380      	movs	r3, #128	@ 0x80
 8003d42:	029b      	lsls	r3, r3, #10
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8003d48:	f000 fbbb 	bl	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x82e>
          frequency = HSE_VALUE / 32U;
 8003d4c:	4ba8      	ldr	r3, [pc, #672]	@ (8003ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8003d4e:	61fb      	str	r3, [r7, #28]
        break;
 8003d50:	f000 fbb7 	bl	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x82e>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	2380      	movs	r3, #128	@ 0x80
 8003d58:	029b      	lsls	r3, r3, #10
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d100      	bne.n	8003d60 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8003d5e:	e0f7      	b.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	2380      	movs	r3, #128	@ 0x80
 8003d64:	029b      	lsls	r3, r3, #10
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d901      	bls.n	8003d6e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8003d6a:	f000 fbac 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	2380      	movs	r3, #128	@ 0x80
 8003d72:	025b      	lsls	r3, r3, #9
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d100      	bne.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8003d78:	e0ea      	b.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	2380      	movs	r3, #128	@ 0x80
 8003d7e:	025b      	lsls	r3, r3, #9
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d901      	bls.n	8003d88 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8003d84:	f000 fb9f 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	2380      	movs	r3, #128	@ 0x80
 8003d8c:	01db      	lsls	r3, r3, #7
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d100      	bne.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003d92:	e180      	b.n	8004096 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	2380      	movs	r3, #128	@ 0x80
 8003d98:	01db      	lsls	r3, r3, #7
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8003d9e:	f000 fb92 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	2380      	movs	r3, #128	@ 0x80
 8003da6:	019b      	lsls	r3, r3, #6
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d101      	bne.n	8003db0 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 8003dac:	f000 fb29 	bl	8004402 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	2380      	movs	r3, #128	@ 0x80
 8003db4:	019b      	lsls	r3, r3, #6
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d901      	bls.n	8003dbe <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003dba:	f000 fb84 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	2380      	movs	r3, #128	@ 0x80
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d100      	bne.n	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x136>
 8003dc8:	e2f0      	b.n	80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	2380      	movs	r3, #128	@ 0x80
 8003dce:	011b      	lsls	r3, r3, #4
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8003dd4:	f000 fb77 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	2380      	movs	r3, #128	@ 0x80
 8003ddc:	00db      	lsls	r3, r3, #3
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d100      	bne.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8003de2:	e2b8      	b.n	8004356 <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	2380      	movs	r3, #128	@ 0x80
 8003de8:	00db      	lsls	r3, r3, #3
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d901      	bls.n	8003df2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8003dee:	f000 fb6a 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	2380      	movs	r3, #128	@ 0x80
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d100      	bne.n	8003dfe <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
 8003dfc:	e249      	b.n	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	2380      	movs	r3, #128	@ 0x80
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d901      	bls.n	8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x178>
 8003e08:	f000 fb5d 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b80      	cmp	r3, #128	@ 0x80
 8003e10:	d100      	bne.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x180>
 8003e12:	e1e1      	b.n	80041d8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b80      	cmp	r3, #128	@ 0x80
 8003e18:	d901      	bls.n	8003e1e <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8003e1a:	f000 fb54 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b20      	cmp	r3, #32
 8003e22:	d80f      	bhi.n	8003e44 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8003e2a:	f000 fb4c 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2b20      	cmp	r3, #32
 8003e32:	d901      	bls.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8003e34:	f000 fb47 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	009a      	lsls	r2, r3, #2
 8003e3c:	4b6d      	ldr	r3, [pc, #436]	@ (8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>)
 8003e3e:	18d3      	adds	r3, r2, r3
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	469f      	mov	pc, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b40      	cmp	r3, #64	@ 0x40
 8003e48:	d100      	bne.n	8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 8003e4a:	e191      	b.n	8004170 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>
            break;
        }
        break;
      }
      default:
        break;
 8003e4c:	f000 fb3b 	bl	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003e50:	4a66      	ldr	r2, [pc, #408]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003e52:	2388      	movs	r3, #136	@ 0x88
 8003e54:	58d3      	ldr	r3, [r2, r3]
 8003e56:	2203      	movs	r2, #3
 8003e58:	4013      	ands	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	d025      	beq.n	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	2b03      	cmp	r3, #3
 8003e66:	d82d      	bhi.n	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d013      	beq.n	8003e96 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d827      	bhi.n	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d005      	beq.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
            break;
 8003e80:	e020      	b.n	8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = HAL_RCC_GetPCLK1Freq();
 8003e82:	f7ff fb8f 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8003e86:	0003      	movs	r3, r0
 8003e88:	61fb      	str	r3, [r7, #28]
            break;
 8003e8a:	e020      	b.n	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
            frequency = HAL_RCC_GetSysClockFreq();
 8003e8c:	f7ff fae4 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 8003e90:	0003      	movs	r3, r0
 8003e92:	61fb      	str	r3, [r7, #28]
            break;
 8003e94:	e01b      	b.n	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e96:	4b55      	ldr	r3, [pc, #340]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	2380      	movs	r3, #128	@ 0x80
 8003e9c:	00db      	lsls	r3, r3, #3
 8003e9e:	401a      	ands	r2, r3
 8003ea0:	2380      	movs	r3, #128	@ 0x80
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d10f      	bne.n	8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
              frequency = HSI_VALUE;
 8003ea8:	4b53      	ldr	r3, [pc, #332]	@ (8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 8003eaa:	61fb      	str	r3, [r7, #28]
            break;
 8003eac:	e00c      	b.n	8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003eae:	4a4f      	ldr	r2, [pc, #316]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003eb0:	2390      	movs	r3, #144	@ 0x90
 8003eb2:	58d3      	ldr	r3, [r2, r3]
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d107      	bne.n	8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x238>
              frequency = LSE_VALUE;
 8003ebc:	2380      	movs	r3, #128	@ 0x80
 8003ebe:	021b      	lsls	r3, r3, #8
 8003ec0:	61fb      	str	r3, [r7, #28]
            break;
 8003ec2:	e003      	b.n	8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x238>
            break;
 8003ec4:	46c0      	nop			@ (mov r8, r8)
 8003ec6:	e2ff      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 8003ec8:	46c0      	nop			@ (mov r8, r8)
 8003eca:	e2fd      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 8003ecc:	46c0      	nop			@ (mov r8, r8)
        break;
 8003ece:	e2fb      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003ed0:	4a46      	ldr	r2, [pc, #280]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003ed2:	2388      	movs	r3, #136	@ 0x88
 8003ed4:	58d3      	ldr	r3, [r2, r3]
 8003ed6:	220c      	movs	r2, #12
 8003ed8:	4013      	ands	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	2b0c      	cmp	r3, #12
 8003ee0:	d025      	beq.n	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	2b0c      	cmp	r3, #12
 8003ee6:	d82d      	bhi.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	2b08      	cmp	r3, #8
 8003eec:	d013      	beq.n	8003f16 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d827      	bhi.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d003      	beq.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2b04      	cmp	r3, #4
 8003efe:	d005      	beq.n	8003f0c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
            break;
 8003f00:	e020      	b.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>
            frequency = HAL_RCC_GetPCLK1Freq();
 8003f02:	f7ff fb4f 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8003f06:	0003      	movs	r3, r0
 8003f08:	61fb      	str	r3, [r7, #28]
            break;
 8003f0a:	e020      	b.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HAL_RCC_GetSysClockFreq();
 8003f0c:	f7ff faa4 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 8003f10:	0003      	movs	r3, r0
 8003f12:	61fb      	str	r3, [r7, #28]
            break;
 8003f14:	e01b      	b.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003f16:	4b35      	ldr	r3, [pc, #212]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	2380      	movs	r3, #128	@ 0x80
 8003f1c:	00db      	lsls	r3, r3, #3
 8003f1e:	401a      	ands	r2, r3
 8003f20:	2380      	movs	r3, #128	@ 0x80
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d10f      	bne.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
              frequency = HSI_VALUE;
 8003f28:	4b33      	ldr	r3, [pc, #204]	@ (8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 8003f2a:	61fb      	str	r3, [r7, #28]
            break;
 8003f2c:	e00c      	b.n	8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003f2e:	4a2f      	ldr	r2, [pc, #188]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003f30:	2390      	movs	r3, #144	@ 0x90
 8003f32:	58d3      	ldr	r3, [r2, r3]
 8003f34:	2202      	movs	r2, #2
 8003f36:	4013      	ands	r3, r2
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d107      	bne.n	8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
              frequency = LSE_VALUE;
 8003f3c:	2380      	movs	r3, #128	@ 0x80
 8003f3e:	021b      	lsls	r3, r3, #8
 8003f40:	61fb      	str	r3, [r7, #28]
            break;
 8003f42:	e003      	b.n	8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
            break;
 8003f44:	46c0      	nop			@ (mov r8, r8)
 8003f46:	e2bf      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 8003f48:	46c0      	nop			@ (mov r8, r8)
 8003f4a:	e2bd      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 8003f4c:	46c0      	nop			@ (mov r8, r8)
        break;
 8003f4e:	e2bb      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003f50:	f7ff fb28 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8003f54:	0003      	movs	r3, r0
 8003f56:	61fb      	str	r3, [r7, #28]
        break;
 8003f58:	e2b6      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003f5a:	4a24      	ldr	r2, [pc, #144]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003f5c:	2388      	movs	r3, #136	@ 0x88
 8003f5e:	58d2      	ldr	r2, [r2, r3]
 8003f60:	23c0      	movs	r3, #192	@ 0xc0
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	4013      	ands	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8003f68:	697a      	ldr	r2, [r7, #20]
 8003f6a:	23c0      	movs	r3, #192	@ 0xc0
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d02d      	beq.n	8003fce <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	23c0      	movs	r3, #192	@ 0xc0
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d833      	bhi.n	8003fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	2380      	movs	r3, #128	@ 0x80
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d017      	beq.n	8003fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	2380      	movs	r3, #128	@ 0x80
 8003f8a:	011b      	lsls	r3, r3, #4
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d829      	bhi.n	8003fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x30e>
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	2380      	movs	r3, #128	@ 0x80
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d005      	beq.n	8003fac <HAL_RCCEx_GetPeriphCLKFreq+0x318>
            break;
 8003fa0:	e020      	b.n	8003fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
            frequency = HAL_RCC_GetPCLK1Freq();
 8003fa2:	f7ff faff 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8003fa6:	0003      	movs	r3, r0
 8003fa8:	61fb      	str	r3, [r7, #28]
            break;
 8003faa:	e028      	b.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
            frequency = HAL_RCC_GetSysClockFreq();
 8003fac:	f7ff fa54 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 8003fb0:	0003      	movs	r3, r0
 8003fb2:	61fb      	str	r3, [r7, #28]
            break;
 8003fb4:	e023      	b.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	2380      	movs	r3, #128	@ 0x80
 8003fbc:	00db      	lsls	r3, r3, #3
 8003fbe:	401a      	ands	r2, r3
 8003fc0:	2380      	movs	r3, #128	@ 0x80
 8003fc2:	00db      	lsls	r3, r3, #3
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d10f      	bne.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
              frequency = HSI_VALUE;
 8003fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 8003fca:	61fb      	str	r3, [r7, #28]
            break;
 8003fcc:	e00c      	b.n	8003fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003fce:	4a07      	ldr	r2, [pc, #28]	@ (8003fec <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8003fd0:	2390      	movs	r3, #144	@ 0x90
 8003fd2:	58d3      	ldr	r3, [r2, r3]
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d10f      	bne.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0x368>
              frequency = LSE_VALUE;
 8003fdc:	2380      	movs	r3, #128	@ 0x80
 8003fde:	021b      	lsls	r3, r3, #8
 8003fe0:	61fb      	str	r3, [r7, #28]
            break;
 8003fe2:	e00b      	b.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            break;
 8003fe4:	46c0      	nop			@ (mov r8, r8)
 8003fe6:	e26f      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 8003fe8:	46c0      	nop			@ (mov r8, r8)
 8003fea:	e26d      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8003fec:	40021000 	.word	0x40021000
 8003ff0:	0001e848 	.word	0x0001e848
 8003ff4:	08005ed0 	.word	0x08005ed0
 8003ff8:	00f42400 	.word	0x00f42400
            break;
 8003ffc:	46c0      	nop			@ (mov r8, r8)
        break;
 8003ffe:	e263      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 8004000:	4ac1      	ldr	r2, [pc, #772]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 8004002:	2388      	movs	r3, #136	@ 0x88
 8004004:	58d2      	ldr	r2, [r2, r3]
 8004006:	23c0      	movs	r3, #192	@ 0xc0
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	4013      	ands	r3, r2
 800400c:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	23c0      	movs	r3, #192	@ 0xc0
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	429a      	cmp	r2, r3
 8004016:	d02d      	beq.n	8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8004018:	697a      	ldr	r2, [r7, #20]
 800401a:	23c0      	movs	r3, #192	@ 0xc0
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	429a      	cmp	r2, r3
 8004020:	d833      	bhi.n	800408a <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	2380      	movs	r3, #128	@ 0x80
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	429a      	cmp	r2, r3
 800402a:	d017      	beq.n	800405c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	2380      	movs	r3, #128	@ 0x80
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	429a      	cmp	r2, r3
 8004034:	d829      	bhi.n	800408a <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d005      	beq.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	2380      	movs	r3, #128	@ 0x80
 8004040:	005b      	lsls	r3, r3, #1
 8004042:	429a      	cmp	r2, r3
 8004044:	d005      	beq.n	8004052 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
            break;
 8004046:	e020      	b.n	800408a <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
            frequency = HAL_RCC_GetPCLK1Freq();
 8004048:	f7ff faac 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 800404c:	0003      	movs	r3, r0
 800404e:	61fb      	str	r3, [r7, #28]
            break;
 8004050:	e020      	b.n	8004094 <HAL_RCCEx_GetPeriphCLKFreq+0x400>
            frequency = HAL_RCC_GetSysClockFreq();
 8004052:	f7ff fa01 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 8004056:	0003      	movs	r3, r0
 8004058:	61fb      	str	r3, [r7, #28]
            break;
 800405a:	e01b      	b.n	8004094 <HAL_RCCEx_GetPeriphCLKFreq+0x400>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800405c:	4baa      	ldr	r3, [pc, #680]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	2380      	movs	r3, #128	@ 0x80
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	401a      	ands	r2, r3
 8004066:	2380      	movs	r3, #128	@ 0x80
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	429a      	cmp	r2, r3
 800406c:	d10f      	bne.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
              frequency = HSI_VALUE;
 800406e:	4ba7      	ldr	r3, [pc, #668]	@ (800430c <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
 8004070:	61fb      	str	r3, [r7, #28]
            break;
 8004072:	e00c      	b.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004074:	4aa4      	ldr	r2, [pc, #656]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 8004076:	2390      	movs	r3, #144	@ 0x90
 8004078:	58d3      	ldr	r3, [r2, r3]
 800407a:	2202      	movs	r2, #2
 800407c:	4013      	ands	r3, r2
 800407e:	2b02      	cmp	r3, #2
 8004080:	d107      	bne.n	8004092 <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
              frequency = LSE_VALUE;
 8004082:	2380      	movs	r3, #128	@ 0x80
 8004084:	021b      	lsls	r3, r3, #8
 8004086:	61fb      	str	r3, [r7, #28]
            break;
 8004088:	e003      	b.n	8004092 <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
            break;
 800408a:	46c0      	nop			@ (mov r8, r8)
 800408c:	e21c      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 800408e:	46c0      	nop			@ (mov r8, r8)
 8004090:	e21a      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 8004092:	46c0      	nop			@ (mov r8, r8)
        break;
 8004094:	e218      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004096:	4a9c      	ldr	r2, [pc, #624]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 8004098:	2388      	movs	r3, #136	@ 0x88
 800409a:	58d2      	ldr	r2, [r2, r3]
 800409c:	23c0      	movs	r3, #192	@ 0xc0
 800409e:	059b      	lsls	r3, r3, #22
 80040a0:	4013      	ands	r3, r2
 80040a2:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	2380      	movs	r3, #128	@ 0x80
 80040a8:	059b      	lsls	r3, r3, #22
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d012      	beq.n	80040d4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	2380      	movs	r3, #128	@ 0x80
 80040b2:	059b      	lsls	r3, r3, #22
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d825      	bhi.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d005      	beq.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80040be:	697a      	ldr	r2, [r7, #20]
 80040c0:	2380      	movs	r3, #128	@ 0x80
 80040c2:	055b      	lsls	r3, r3, #21
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d014      	beq.n	80040f2 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
            break;
 80040c8:	e01c      	b.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HAL_RCC_GetSysClockFreq();
 80040ca:	f7ff f9c5 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 80040ce:	0003      	movs	r3, r0
 80040d0:	61fb      	str	r3, [r7, #28]
            break;
 80040d2:	e018      	b.n	8004106 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80040d4:	4b8c      	ldr	r3, [pc, #560]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	2380      	movs	r3, #128	@ 0x80
 80040da:	00db      	lsls	r3, r3, #3
 80040dc:	401a      	ands	r2, r3
 80040de:	2380      	movs	r3, #128	@ 0x80
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d102      	bne.n	80040ec <HAL_RCCEx_GetPeriphCLKFreq+0x458>
              frequency = HSI_VALUE;
 80040e6:	4b89      	ldr	r3, [pc, #548]	@ (800430c <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
 80040e8:	61fb      	str	r3, [r7, #28]
            break;
 80040ea:	e00c      	b.n	8004106 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              frequency = 0U;
 80040ec:	2300      	movs	r3, #0
 80040ee:	61fb      	str	r3, [r7, #28]
            break;
 80040f0:	e009      	b.n	8004106 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80040f2:	2408      	movs	r4, #8
 80040f4:	193b      	adds	r3, r7, r4
 80040f6:	0018      	movs	r0, r3
 80040f8:	f000 f9f4 	bl	80044e4 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_P_Frequency;
 80040fc:	193b      	adds	r3, r7, r4
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	61fb      	str	r3, [r7, #28]
            break;
 8004102:	e000      	b.n	8004106 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            break;
 8004104:	46c0      	nop			@ (mov r8, r8)
        break;
 8004106:	e1df      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004108:	4a7f      	ldr	r2, [pc, #508]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 800410a:	2388      	movs	r3, #136	@ 0x88
 800410c:	58d2      	ldr	r2, [r2, r3]
 800410e:	23c0      	movs	r3, #192	@ 0xc0
 8004110:	019b      	lsls	r3, r3, #6
 8004112:	4013      	ands	r3, r2
 8004114:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	2380      	movs	r3, #128	@ 0x80
 800411a:	019b      	lsls	r3, r3, #6
 800411c:	429a      	cmp	r2, r3
 800411e:	d017      	beq.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	2380      	movs	r3, #128	@ 0x80
 8004124:	019b      	lsls	r3, r3, #6
 8004126:	429a      	cmp	r2, r3
 8004128:	d81e      	bhi.n	8004168 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d005      	beq.n	800413c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	2380      	movs	r3, #128	@ 0x80
 8004134:	015b      	lsls	r3, r3, #5
 8004136:	429a      	cmp	r2, r3
 8004138:	d005      	beq.n	8004146 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
            break;
 800413a:	e015      	b.n	8004168 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>
            frequency = HAL_RCC_GetPCLK1Freq();
 800413c:	f7ff fa32 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004140:	0003      	movs	r3, r0
 8004142:	61fb      	str	r3, [r7, #28]
            break;
 8004144:	e013      	b.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
            frequency = HAL_RCC_GetSysClockFreq();
 8004146:	f7ff f987 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 800414a:	0003      	movs	r3, r0
 800414c:	61fb      	str	r3, [r7, #28]
            break;
 800414e:	e00e      	b.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004150:	4b6d      	ldr	r3, [pc, #436]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	2380      	movs	r3, #128	@ 0x80
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	401a      	ands	r2, r3
 800415a:	2380      	movs	r3, #128	@ 0x80
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	429a      	cmp	r2, r3
 8004160:	d104      	bne.n	800416c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
              frequency = HSI_VALUE;
 8004162:	4b6a      	ldr	r3, [pc, #424]	@ (800430c <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
 8004164:	61fb      	str	r3, [r7, #28]
            break;
 8004166:	e001      	b.n	800416c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
            break;
 8004168:	46c0      	nop			@ (mov r8, r8)
 800416a:	e1ad      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 800416c:	46c0      	nop			@ (mov r8, r8)
        break;
 800416e:	e1ab      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004170:	4a65      	ldr	r2, [pc, #404]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 8004172:	2388      	movs	r3, #136	@ 0x88
 8004174:	58d2      	ldr	r2, [r2, r3]
 8004176:	23c0      	movs	r3, #192	@ 0xc0
 8004178:	029b      	lsls	r3, r3, #10
 800417a:	4013      	ands	r3, r2
 800417c:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 800417e:	697a      	ldr	r2, [r7, #20]
 8004180:	2380      	movs	r3, #128	@ 0x80
 8004182:	029b      	lsls	r3, r3, #10
 8004184:	429a      	cmp	r2, r3
 8004186:	d017      	beq.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	2380      	movs	r3, #128	@ 0x80
 800418c:	029b      	lsls	r3, r3, #10
 800418e:	429a      	cmp	r2, r3
 8004190:	d81e      	bhi.n	80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	2380      	movs	r3, #128	@ 0x80
 800419c:	025b      	lsls	r3, r3, #9
 800419e:	429a      	cmp	r2, r3
 80041a0:	d005      	beq.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            break;
 80041a2:	e015      	b.n	80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
            frequency = HAL_RCC_GetPCLK1Freq();
 80041a4:	f7ff f9fe 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 80041a8:	0003      	movs	r3, r0
 80041aa:	61fb      	str	r3, [r7, #28]
            break;
 80041ac:	e013      	b.n	80041d6 <HAL_RCCEx_GetPeriphCLKFreq+0x542>
            frequency = HAL_RCC_GetSysClockFreq();
 80041ae:	f7ff f953 	bl	8003458 <HAL_RCC_GetSysClockFreq>
 80041b2:	0003      	movs	r3, r0
 80041b4:	61fb      	str	r3, [r7, #28]
            break;
 80041b6:	e00e      	b.n	80041d6 <HAL_RCCEx_GetPeriphCLKFreq+0x542>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041b8:	4b53      	ldr	r3, [pc, #332]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	2380      	movs	r3, #128	@ 0x80
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	401a      	ands	r2, r3
 80041c2:	2380      	movs	r3, #128	@ 0x80
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d104      	bne.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
              frequency = HSI_VALUE;
 80041ca:	4b50      	ldr	r3, [pc, #320]	@ (800430c <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
 80041cc:	61fb      	str	r3, [r7, #28]
            break;
 80041ce:	e001      	b.n	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
            break;
 80041d0:	46c0      	nop			@ (mov r8, r8)
 80041d2:	e179      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 80041d4:	46c0      	nop			@ (mov r8, r8)
        break;
 80041d6:	e177      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80041d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 80041da:	2388      	movs	r3, #136	@ 0x88
 80041dc:	58d2      	ldr	r2, [r2, r3]
 80041de:	23c0      	movs	r3, #192	@ 0xc0
 80041e0:	031b      	lsls	r3, r3, #12
 80041e2:	4013      	ands	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	23c0      	movs	r3, #192	@ 0xc0
 80041ea:	031b      	lsls	r3, r3, #12
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d03d      	beq.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
 80041f0:	697a      	ldr	r2, [r7, #20]
 80041f2:	23c0      	movs	r3, #192	@ 0xc0
 80041f4:	031b      	lsls	r3, r3, #12
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d843      	bhi.n	8004282 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	2380      	movs	r3, #128	@ 0x80
 80041fe:	031b      	lsls	r3, r3, #12
 8004200:	429a      	cmp	r2, r3
 8004202:	d027      	beq.n	8004254 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	2380      	movs	r3, #128	@ 0x80
 8004208:	031b      	lsls	r3, r3, #12
 800420a:	429a      	cmp	r2, r3
 800420c:	d839      	bhi.n	8004282 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d005      	beq.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	2380      	movs	r3, #128	@ 0x80
 8004218:	02db      	lsls	r3, r3, #11
 800421a:	429a      	cmp	r2, r3
 800421c:	d005      	beq.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            break;
 800421e:	e030      	b.n	8004282 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
            frequency = HAL_RCC_GetPCLK1Freq();
 8004220:	f7ff f9c0 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004224:	0003      	movs	r3, r0
 8004226:	61fb      	str	r3, [r7, #28]
            break;
 8004228:	e032      	b.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800422a:	4a37      	ldr	r2, [pc, #220]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 800422c:	2394      	movs	r3, #148	@ 0x94
 800422e:	58d3      	ldr	r3, [r2, r3]
 8004230:	2202      	movs	r2, #2
 8004232:	4013      	ands	r3, r2
 8004234:	2b02      	cmp	r3, #2
 8004236:	d126      	bne.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 8004238:	4a33      	ldr	r2, [pc, #204]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 800423a:	2394      	movs	r3, #148	@ 0x94
 800423c:	58d3      	ldr	r3, [r2, r3]
 800423e:	2204      	movs	r2, #4
 8004240:	4013      	ands	r3, r2
 8004242:	2b04      	cmp	r3, #4
 8004244:	d102      	bne.n	800424c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
                frequency = LSI_VALUE / 128U;
 8004246:	23fa      	movs	r3, #250	@ 0xfa
 8004248:	61fb      	str	r3, [r7, #28]
            break;
 800424a:	e01c      	b.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
                frequency = LSI_VALUE;
 800424c:	23fa      	movs	r3, #250	@ 0xfa
 800424e:	01db      	lsls	r3, r3, #7
 8004250:	61fb      	str	r3, [r7, #28]
            break;
 8004252:	e018      	b.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004254:	4b2c      	ldr	r3, [pc, #176]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	2380      	movs	r3, #128	@ 0x80
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	401a      	ands	r2, r3
 800425e:	2380      	movs	r3, #128	@ 0x80
 8004260:	00db      	lsls	r3, r3, #3
 8004262:	429a      	cmp	r2, r3
 8004264:	d111      	bne.n	800428a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
              frequency = HSI_VALUE;
 8004266:	4b29      	ldr	r3, [pc, #164]	@ (800430c <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
 8004268:	61fb      	str	r3, [r7, #28]
            break;
 800426a:	e00e      	b.n	800428a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800426c:	4a26      	ldr	r2, [pc, #152]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 800426e:	2390      	movs	r3, #144	@ 0x90
 8004270:	58d3      	ldr	r3, [r2, r3]
 8004272:	2202      	movs	r2, #2
 8004274:	4013      	ands	r3, r2
 8004276:	2b02      	cmp	r3, #2
 8004278:	d109      	bne.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
              frequency = LSE_VALUE;
 800427a:	2380      	movs	r3, #128	@ 0x80
 800427c:	021b      	lsls	r3, r3, #8
 800427e:	61fb      	str	r3, [r7, #28]
            break;
 8004280:	e005      	b.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
            break;
 8004282:	46c0      	nop			@ (mov r8, r8)
 8004284:	e120      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 8004286:	46c0      	nop			@ (mov r8, r8)
 8004288:	e11e      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 800428a:	46c0      	nop			@ (mov r8, r8)
 800428c:	e11c      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 800428e:	46c0      	nop			@ (mov r8, r8)
        break;
 8004290:	e11a      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004292:	4a1d      	ldr	r2, [pc, #116]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 8004294:	2388      	movs	r3, #136	@ 0x88
 8004296:	58d2      	ldr	r2, [r2, r3]
 8004298:	23c0      	movs	r3, #192	@ 0xc0
 800429a:	039b      	lsls	r3, r3, #14
 800429c:	4013      	ands	r3, r2
 800429e:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	23c0      	movs	r3, #192	@ 0xc0
 80042a4:	039b      	lsls	r3, r3, #14
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d042      	beq.n	8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
 80042aa:	697a      	ldr	r2, [r7, #20]
 80042ac:	23c0      	movs	r3, #192	@ 0xc0
 80042ae:	039b      	lsls	r3, r3, #14
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d848      	bhi.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	2380      	movs	r3, #128	@ 0x80
 80042b8:	039b      	lsls	r3, r3, #14
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d02c      	beq.n	8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80042be:	697a      	ldr	r2, [r7, #20]
 80042c0:	2380      	movs	r3, #128	@ 0x80
 80042c2:	039b      	lsls	r3, r3, #14
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d83e      	bhi.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d005      	beq.n	80042da <HAL_RCCEx_GetPeriphCLKFreq+0x646>
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	2380      	movs	r3, #128	@ 0x80
 80042d2:	035b      	lsls	r3, r3, #13
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d005      	beq.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
            break;
 80042d8:	e035      	b.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = HAL_RCC_GetPCLK1Freq();
 80042da:	f7ff f963 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 80042de:	0003      	movs	r3, r0
 80042e0:	61fb      	str	r3, [r7, #28]
            break;
 80042e2:	e037      	b.n	8004354 <HAL_RCCEx_GetPeriphCLKFreq+0x6c0>
            if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80042e4:	4a08      	ldr	r2, [pc, #32]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 80042e6:	2394      	movs	r3, #148	@ 0x94
 80042e8:	58d3      	ldr	r3, [r2, r3]
 80042ea:	2202      	movs	r2, #2
 80042ec:	4013      	ands	r3, r2
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d12b      	bne.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
              if (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIPREDIV))
 80042f2:	4a05      	ldr	r2, [pc, #20]	@ (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
 80042f4:	2394      	movs	r3, #148	@ 0x94
 80042f6:	58d3      	ldr	r3, [r2, r3]
 80042f8:	2204      	movs	r2, #4
 80042fa:	4013      	ands	r3, r2
 80042fc:	2b04      	cmp	r3, #4
 80042fe:	d107      	bne.n	8004310 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
                frequency = LSI_VALUE / 128U;
 8004300:	23fa      	movs	r3, #250	@ 0xfa
 8004302:	61fb      	str	r3, [r7, #28]
            break;
 8004304:	e021      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8004306:	46c0      	nop			@ (mov r8, r8)
 8004308:	40021000 	.word	0x40021000
 800430c:	00f42400 	.word	0x00f42400
                frequency = LSI_VALUE;
 8004310:	23fa      	movs	r3, #250	@ 0xfa
 8004312:	01db      	lsls	r3, r3, #7
 8004314:	61fb      	str	r3, [r7, #28]
            break;
 8004316:	e018      	b.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004318:	4b6e      	ldr	r3, [pc, #440]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	2380      	movs	r3, #128	@ 0x80
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	401a      	ands	r2, r3
 8004322:	2380      	movs	r3, #128	@ 0x80
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	429a      	cmp	r2, r3
 8004328:	d111      	bne.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
              frequency = HSI_VALUE;
 800432a:	4b6b      	ldr	r3, [pc, #428]	@ (80044d8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800432c:	61fb      	str	r3, [r7, #28]
            break;
 800432e:	e00e      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004330:	4a68      	ldr	r2, [pc, #416]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004332:	2390      	movs	r3, #144	@ 0x90
 8004334:	58d3      	ldr	r3, [r2, r3]
 8004336:	2202      	movs	r2, #2
 8004338:	4013      	ands	r3, r2
 800433a:	2b02      	cmp	r3, #2
 800433c:	d109      	bne.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
              frequency = LSE_VALUE;
 800433e:	2380      	movs	r3, #128	@ 0x80
 8004340:	021b      	lsls	r3, r3, #8
 8004342:	61fb      	str	r3, [r7, #28]
            break;
 8004344:	e005      	b.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
            break;
 8004346:	46c0      	nop			@ (mov r8, r8)
 8004348:	e0be      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 800434a:	46c0      	nop			@ (mov r8, r8)
 800434c:	e0bc      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 800434e:	46c0      	nop			@ (mov r8, r8)
 8004350:	e0ba      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 8004352:	46c0      	nop			@ (mov r8, r8)
        break;
 8004354:	e0b8      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_TIM1_SOURCE();
 8004356:	4a5f      	ldr	r2, [pc, #380]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004358:	2388      	movs	r3, #136	@ 0x88
 800435a:	58d2      	ldr	r2, [r2, r3]
 800435c:	2380      	movs	r3, #128	@ 0x80
 800435e:	045b      	lsls	r3, r3, #17
 8004360:	4013      	ands	r3, r2
 8004362:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d005      	beq.n	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	2380      	movs	r3, #128	@ 0x80
 800436e:	045b      	lsls	r3, r3, #17
 8004370:	429a      	cmp	r2, r3
 8004372:	d011      	beq.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
            break;
 8004374:	e019      	b.n	80043aa <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 8004376:	4b57      	ldr	r3, [pc, #348]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004378:	689a      	ldr	r2, [r3, #8]
 800437a:	23e0      	movs	r3, #224	@ 0xe0
 800437c:	01db      	lsls	r3, r3, #7
 800437e:	4013      	ands	r3, r2
 8004380:	d104      	bne.n	800438c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
              frequency = HAL_RCC_GetPCLK1Freq();
 8004382:	f7ff f90f 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004386:	0003      	movs	r3, r0
 8004388:	61fb      	str	r3, [r7, #28]
            break;
 800438a:	e00e      	b.n	80043aa <HAL_RCCEx_GetPeriphCLKFreq+0x716>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 800438c:	f7ff f90a 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 8004390:	0003      	movs	r3, r0
 8004392:	005b      	lsls	r3, r3, #1
 8004394:	61fb      	str	r3, [r7, #28]
            break;
 8004396:	e008      	b.n	80043aa <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8004398:	2408      	movs	r4, #8
 800439a:	193b      	adds	r3, r7, r4
 800439c:	0018      	movs	r0, r3
 800439e:	f000 f8a1 	bl	80044e4 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80043a2:	193b      	adds	r3, r7, r4
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	61fb      	str	r3, [r7, #28]
            break;
 80043a8:	46c0      	nop			@ (mov r8, r8)
        break;
 80043aa:	e08d      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_TIM15_SOURCE();
 80043ac:	4a49      	ldr	r2, [pc, #292]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80043ae:	2388      	movs	r3, #136	@ 0x88
 80043b0:	58d2      	ldr	r2, [r2, r3]
 80043b2:	2380      	movs	r3, #128	@ 0x80
 80043b4:	049b      	lsls	r3, r3, #18
 80043b6:	4013      	ands	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d005      	beq.n	80043cc <HAL_RCCEx_GetPeriphCLKFreq+0x738>
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	2380      	movs	r3, #128	@ 0x80
 80043c4:	049b      	lsls	r3, r3, #18
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d011      	beq.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
            break;
 80043ca:	e019      	b.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            if ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE) == RCC_HCLK_DIV1))
 80043cc:	4b41      	ldr	r3, [pc, #260]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	23e0      	movs	r3, #224	@ 0xe0
 80043d2:	01db      	lsls	r3, r3, #7
 80043d4:	4013      	ands	r3, r2
 80043d6:	d104      	bne.n	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
              frequency = HAL_RCC_GetPCLK1Freq();
 80043d8:	f7ff f8e4 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 80043dc:	0003      	movs	r3, r0
 80043de:	61fb      	str	r3, [r7, #28]
            break;
 80043e0:	e00e      	b.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
              frequency = (HAL_RCC_GetPCLK1Freq() * 2U);
 80043e2:	f7ff f8df 	bl	80035a4 <HAL_RCC_GetPCLK1Freq>
 80043e6:	0003      	movs	r3, r0
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	61fb      	str	r3, [r7, #28]
            break;
 80043ec:	e008      	b.n	8004400 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 80043ee:	2408      	movs	r4, #8
 80043f0:	193b      	adds	r3, r7, r4
 80043f2:	0018      	movs	r0, r3
 80043f4:	f000 f876 	bl	80044e4 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80043f8:	193b      	adds	r3, r7, r4
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	61fb      	str	r3, [r7, #28]
            break;
 80043fe:	46c0      	nop			@ (mov r8, r8)
        break;
 8004400:	e062      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004402:	4a34      	ldr	r2, [pc, #208]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004404:	2388      	movs	r3, #136	@ 0x88
 8004406:	58d2      	ldr	r2, [r2, r3]
 8004408:	23c0      	movs	r3, #192	@ 0xc0
 800440a:	051b      	lsls	r3, r3, #20
 800440c:	4013      	ands	r3, r2
 800440e:	617b      	str	r3, [r7, #20]
        switch (srcclk)
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	23c0      	movs	r3, #192	@ 0xc0
 8004414:	051b      	lsls	r3, r3, #20
 8004416:	429a      	cmp	r2, r3
 8004418:	d017      	beq.n	800444a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	23c0      	movs	r3, #192	@ 0xc0
 800441e:	051b      	lsls	r3, r3, #20
 8004420:	429a      	cmp	r2, r3
 8004422:	d844      	bhi.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	2380      	movs	r3, #128	@ 0x80
 8004428:	051b      	lsls	r3, r3, #20
 800442a:	429a      	cmp	r2, r3
 800442c:	d033      	beq.n	8004496 <HAL_RCCEx_GetPeriphCLKFreq+0x802>
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	2380      	movs	r3, #128	@ 0x80
 8004432:	051b      	lsls	r3, r3, #20
 8004434:	429a      	cmp	r2, r3
 8004436:	d83a      	bhi.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d034      	beq.n	80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	2380      	movs	r3, #128	@ 0x80
 8004442:	04db      	lsls	r3, r3, #19
 8004444:	429a      	cmp	r2, r3
 8004446:	d003      	beq.n	8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
            break;
 8004448:	e031      	b.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
            frequency = HSI48_VALUE;
 800444a:	4b24      	ldr	r3, [pc, #144]	@ (80044dc <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800444c:	61fb      	str	r3, [r7, #28]
            break;
 800444e:	e031      	b.n	80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004450:	4b20      	ldr	r3, [pc, #128]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2202      	movs	r2, #2
 8004456:	4013      	ands	r3, r2
 8004458:	2b02      	cmp	r3, #2
 800445a:	d12a      	bne.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
              msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 800445c:	4b1d      	ldr	r3, [pc, #116]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2208      	movs	r2, #8
 8004462:	4013      	ands	r3, r2
 8004464:	d005      	beq.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
 8004466:	4b1b      	ldr	r3, [pc, #108]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	091b      	lsrs	r3, r3, #4
 800446c:	220f      	movs	r2, #15
 800446e:	4013      	ands	r3, r2
 8004470:	e005      	b.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8004472:	4a18      	ldr	r2, [pc, #96]	@ (80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004474:	2394      	movs	r3, #148	@ 0x94
 8004476:	58d3      	ldr	r3, [r2, r3]
 8004478:	0a1b      	lsrs	r3, r3, #8
 800447a:	220f      	movs	r2, #15
 800447c:	4013      	ands	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]
              if (msirange > 11U)
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	2b0b      	cmp	r3, #11
 8004484:	d901      	bls.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
                msirange = 11U;
 8004486:	230b      	movs	r3, #11
 8004488:	61bb      	str	r3, [r7, #24]
              frequency = MSIRangeTable[msirange];
 800448a:	4b15      	ldr	r3, [pc, #84]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	0092      	lsls	r2, r2, #2
 8004490:	58d3      	ldr	r3, [r2, r3]
 8004492:	61fb      	str	r3, [r7, #28]
            break;
 8004494:	e00d      	b.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
            HAL_RCCEx_GetPLLClockFreq(&pll_freq);
 8004496:	2408      	movs	r4, #8
 8004498:	193b      	adds	r3, r7, r4
 800449a:	0018      	movs	r0, r3
 800449c:	f000 f822 	bl	80044e4 <HAL_RCCEx_GetPLLClockFreq>
            frequency = pll_freq.PLL_Q_Frequency;
 80044a0:	193b      	adds	r3, r7, r4
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	61fb      	str	r3, [r7, #28]
            break;
 80044a6:	e005      	b.n	80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
            frequency = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	61fb      	str	r3, [r7, #28]
            break;
 80044ac:	e002      	b.n	80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
            break;
 80044ae:	46c0      	nop			@ (mov r8, r8)
 80044b0:	e00a      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
            break;
 80044b2:	46c0      	nop			@ (mov r8, r8)
        break;
 80044b4:	e008      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        break;
 80044b6:	46c0      	nop			@ (mov r8, r8)
 80044b8:	e006      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        break;
 80044ba:	46c0      	nop			@ (mov r8, r8)
 80044bc:	e004      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        break;
 80044be:	46c0      	nop			@ (mov r8, r8)
 80044c0:	e002      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        break;
 80044c2:	46c0      	nop			@ (mov r8, r8)
 80044c4:	e000      	b.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        break;
 80044c6:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return (frequency);
 80044c8:	69fb      	ldr	r3, [r7, #28]
}
 80044ca:	0018      	movs	r0, r3
 80044cc:	46bd      	mov	sp, r7
 80044ce:	b009      	add	sp, #36	@ 0x24
 80044d0:	bd90      	pop	{r4, r7, pc}
 80044d2:	46c0      	nop			@ (mov r8, r8)
 80044d4:	40021000 	.word	0x40021000
 80044d8:	00f42400 	.word	0x00f42400
 80044dc:	02dc6c00 	.word	0x02dc6c00
 80044e0:	08005e60 	.word	0x08005e60

080044e4 <HAL_RCCEx_GetPLLClockFreq>:
  * @param  PLL_Clocks structure.
  * @retval None
  */

void HAL_RCCEx_GetPLLClockFreq(PLL_ClocksTypeDef *PLL_Clocks)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b088      	sub	sp, #32
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t pllm;
  uint32_t plln;
  uint32_t pllvco;
  uint32_t msirange;

  plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044ec:	4b58      	ldr	r3, [pc, #352]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	0a1b      	lsrs	r3, r3, #8
 80044f2:	227f      	movs	r2, #127	@ 0x7f
 80044f4:	4013      	ands	r3, r2
 80044f6:	617b      	str	r3, [r7, #20]
  pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80044f8:	4b55      	ldr	r3, [pc, #340]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	2203      	movs	r2, #3
 80044fe:	4013      	ands	r3, r2
 8004500:	613b      	str	r3, [r7, #16]
  pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 8004502:	4b53      	ldr	r3, [pc, #332]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	091b      	lsrs	r3, r3, #4
 8004508:	2207      	movs	r2, #7
 800450a:	4013      	ands	r3, r2
 800450c:	3301      	adds	r3, #1
 800450e:	60fb      	str	r3, [r7, #12]
  msirange = (__HAL_RCC_GET_MSI_RANGE() >> 4U);
 8004510:	4b4f      	ldr	r3, [pc, #316]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2208      	movs	r2, #8
 8004516:	4013      	ands	r3, r2
 8004518:	d005      	beq.n	8004526 <HAL_RCCEx_GetPLLClockFreq+0x42>
 800451a:	4b4d      	ldr	r3, [pc, #308]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	091b      	lsrs	r3, r3, #4
 8004520:	220f      	movs	r2, #15
 8004522:	4013      	ands	r3, r2
 8004524:	e005      	b.n	8004532 <HAL_RCCEx_GetPLLClockFreq+0x4e>
 8004526:	4a4a      	ldr	r2, [pc, #296]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8004528:	2394      	movs	r3, #148	@ 0x94
 800452a:	58d3      	ldr	r3, [r2, r3]
 800452c:	0a1b      	lsrs	r3, r3, #8
 800452e:	220f      	movs	r2, #15
 8004530:	4013      	ands	r3, r2
 8004532:	61bb      	str	r3, [r7, #24]
  if (msirange > 11U)
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	2b0b      	cmp	r3, #11
 8004538:	d901      	bls.n	800453e <HAL_RCCEx_GetPLLClockFreq+0x5a>
  {
    msirange = 11U;
 800453a:	230b      	movs	r3, #11
 800453c:	61bb      	str	r3, [r7, #24]
  }
  switch (pllsource)
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	2b03      	cmp	r3, #3
 8004542:	d020      	beq.n	8004586 <HAL_RCCEx_GetPLLClockFreq+0xa2>
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	2b03      	cmp	r3, #3
 8004548:	d827      	bhi.n	800459a <HAL_RCCEx_GetPLLClockFreq+0xb6>
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d00c      	beq.n	800456a <HAL_RCCEx_GetPLLClockFreq+0x86>
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	2b02      	cmp	r3, #2
 8004554:	d121      	bne.n	800459a <HAL_RCCEx_GetPLLClockFreq+0xb6>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * plln;
 8004556:	68f9      	ldr	r1, [r7, #12]
 8004558:	483e      	ldr	r0, [pc, #248]	@ (8004654 <HAL_RCCEx_GetPLLClockFreq+0x170>)
 800455a:	f7fb fde7 	bl	800012c <__udivsi3>
 800455e:	0003      	movs	r3, r0
 8004560:	001a      	movs	r2, r3
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	4353      	muls	r3, r2
 8004566:	61fb      	str	r3, [r7, #28]
      break;
 8004568:	e025      	b.n	80045b6 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 800456a:	4b3b      	ldr	r3, [pc, #236]	@ (8004658 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	0092      	lsls	r2, r2, #2
 8004570:	58d3      	ldr	r3, [r2, r3]
 8004572:	68f9      	ldr	r1, [r7, #12]
 8004574:	0018      	movs	r0, r3
 8004576:	f7fb fdd9 	bl	800012c <__udivsi3>
 800457a:	0003      	movs	r3, r0
 800457c:	001a      	movs	r2, r3
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	4353      	muls	r3, r2
 8004582:	61fb      	str	r3, [r7, #28]
      break;
 8004584:	e017      	b.n	80045b6 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * plln;
 8004586:	68f9      	ldr	r1, [r7, #12]
 8004588:	4834      	ldr	r0, [pc, #208]	@ (800465c <HAL_RCCEx_GetPLLClockFreq+0x178>)
 800458a:	f7fb fdcf 	bl	800012c <__udivsi3>
 800458e:	0003      	movs	r3, r0
 8004590:	001a      	movs	r2, r3
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	4353      	muls	r3, r2
 8004596:	61fb      	str	r3, [r7, #28]
      break;
 8004598:	e00d      	b.n	80045b6 <HAL_RCCEx_GetPLLClockFreq+0xd2>

    default:
      pllvco = ((MSIRangeTable[msirange] / pllm) * plln);
 800459a:	4b2f      	ldr	r3, [pc, #188]	@ (8004658 <HAL_RCCEx_GetPLLClockFreq+0x174>)
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	0092      	lsls	r2, r2, #2
 80045a0:	58d3      	ldr	r3, [r2, r3]
 80045a2:	68f9      	ldr	r1, [r7, #12]
 80045a4:	0018      	movs	r0, r3
 80045a6:	f7fb fdc1 	bl	800012c <__udivsi3>
 80045aa:	0003      	movs	r3, r0
 80045ac:	001a      	movs	r2, r3
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	4353      	muls	r3, r2
 80045b2:	61fb      	str	r3, [r7, #28]
      break;
 80045b4:	46c0      	nop			@ (mov r8, r8)
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVP) != 0U)
 80045b6:	4b26      	ldr	r3, [pc, #152]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80045b8:	68da      	ldr	r2, [r3, #12]
 80045ba:	2380      	movs	r3, #128	@ 0x80
 80045bc:	025b      	lsls	r3, r3, #9
 80045be:	4013      	ands	r3, r2
 80045c0:	d00e      	beq.n	80045e0 <HAL_RCCEx_GetPLLClockFreq+0xfc>
  {
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80045c2:	4b23      	ldr	r3, [pc, #140]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80045c4:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLP_Pos) + 1U));
 80045c6:	0c5b      	lsrs	r3, r3, #17
 80045c8:	221f      	movs	r2, #31
 80045ca:	4013      	ands	r3, r2
 80045cc:	3301      	adds	r3, #1
    PLL_Clocks->PLL_P_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) \
 80045ce:	0019      	movs	r1, r3
 80045d0:	69f8      	ldr	r0, [r7, #28]
 80045d2:	f7fb fdab 	bl	800012c <__udivsi3>
 80045d6:	0003      	movs	r3, r0
 80045d8:	001a      	movs	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	601a      	str	r2, [r3, #0]
 80045de:	e002      	b.n	80045e6 <HAL_RCCEx_GetPLLClockFreq+0x102>
  }
  else
  {
    PLL_Clocks->PLL_P_Frequency = 0;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVQ) != 0U)
 80045e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80045e8:	68da      	ldr	r2, [r3, #12]
 80045ea:	2380      	movs	r3, #128	@ 0x80
 80045ec:	045b      	lsls	r3, r3, #17
 80045ee:	4013      	ands	r3, r2
 80045f0:	d00e      	beq.n	8004610 <HAL_RCCEx_GetPLLClockFreq+0x12c>
  {
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 80045f2:	4b17      	ldr	r3, [pc, #92]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 80045f4:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLQ_Pos) + 1U));
 80045f6:	0e5b      	lsrs	r3, r3, #25
 80045f8:	2207      	movs	r2, #7
 80045fa:	4013      	ands	r3, r2
 80045fc:	3301      	adds	r3, #1
    PLL_Clocks->PLL_Q_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) \
 80045fe:	0019      	movs	r1, r3
 8004600:	69f8      	ldr	r0, [r7, #28]
 8004602:	f7fb fd93 	bl	800012c <__udivsi3>
 8004606:	0003      	movs	r3, r0
 8004608:	001a      	movs	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	605a      	str	r2, [r3, #4]
 800460e:	e002      	b.n	8004616 <HAL_RCCEx_GetPLLClockFreq+0x132>
  }
  else
  {
    PLL_Clocks->PLL_Q_Frequency = 0;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_DIVR) != 0U)
 8004616:	4b0e      	ldr	r3, [pc, #56]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8004618:	68da      	ldr	r2, [r3, #12]
 800461a:	2380      	movs	r3, #128	@ 0x80
 800461c:	055b      	lsls	r3, r3, #21
 800461e:	4013      	ands	r3, r2
 8004620:	d00e      	beq.n	8004640 <HAL_RCCEx_GetPLLClockFreq+0x15c>
  {
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 8004622:	4b0b      	ldr	r3, [pc, #44]	@ (8004650 <HAL_RCCEx_GetPLLClockFreq+0x16c>)
 8004624:	68db      	ldr	r3, [r3, #12]
                                                        >> RCC_PLLCFGR_PLLR_Pos) + 1U));
 8004626:	0f5b      	lsrs	r3, r3, #29
 8004628:	2207      	movs	r2, #7
 800462a:	4013      	ands	r3, r2
 800462c:	3301      	adds	r3, #1
    PLL_Clocks->PLL_R_Frequency = (uint32_t)(pllvco / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) \
 800462e:	0019      	movs	r1, r3
 8004630:	69f8      	ldr	r0, [r7, #28]
 8004632:	f7fb fd7b 	bl	800012c <__udivsi3>
 8004636:	0003      	movs	r3, r0
 8004638:	001a      	movs	r2, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL_Clocks->PLL_R_Frequency = 0;
  }
}
 800463e:	e002      	b.n	8004646 <HAL_RCCEx_GetPLLClockFreq+0x162>
    PLL_Clocks->PLL_R_Frequency = 0;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	609a      	str	r2, [r3, #8]
}
 8004646:	46c0      	nop			@ (mov r8, r8)
 8004648:	46bd      	mov	sp, r7
 800464a:	b008      	add	sp, #32
 800464c:	bd80      	pop	{r7, pc}
 800464e:	46c0      	nop			@ (mov r8, r8)
 8004650:	40021000 	.word	0x40021000
 8004654:	00f42400 	.word	0x00f42400
 8004658:	08005e60 	.word	0x08005e60
 800465c:	003d0900 	.word	0x003d0900

08004660 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004668:	210f      	movs	r1, #15
 800466a:	187b      	adds	r3, r7, r1
 800466c:	2201      	movs	r2, #1
 800466e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d100      	bne.n	8004678 <HAL_RTC_Init+0x18>
 8004676:	e08b      	b.n	8004790 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 8004678:	187b      	adds	r3, r7, r1
 800467a:	2200      	movs	r2, #0
 800467c:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	222d      	movs	r2, #45	@ 0x2d
 8004682:	5c9b      	ldrb	r3, [r3, r2]
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d107      	bne.n	800469a <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	222c      	movs	r2, #44	@ 0x2c
 800468e:	2100      	movs	r1, #0
 8004690:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	0018      	movs	r0, r3
 8004696:	f7fc fdcf 	bl	8001238 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	222d      	movs	r2, #45	@ 0x2d
 800469e:	2102      	movs	r1, #2
 80046a0:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80046a2:	4b3f      	ldr	r3, [pc, #252]	@ (80047a0 <HAL_RTC_Init+0x140>)
 80046a4:	22ca      	movs	r2, #202	@ 0xca
 80046a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80046a8:	4b3d      	ldr	r3, [pc, #244]	@ (80047a0 <HAL_RTC_Init+0x140>)
 80046aa:	2253      	movs	r2, #83	@ 0x53
 80046ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	0018      	movs	r0, r3
 80046b2:	f000 f8a1 	bl	80047f8 <RTC_EnterInitMode>
 80046b6:	1e03      	subs	r3, r0, #0
 80046b8:	d00b      	beq.n	80046d2 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046ba:	4b39      	ldr	r3, [pc, #228]	@ (80047a0 <HAL_RTC_Init+0x140>)
 80046bc:	22ff      	movs	r2, #255	@ 0xff
 80046be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	222d      	movs	r2, #45	@ 0x2d
 80046c4:	2104      	movs	r1, #4
 80046c6:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 80046c8:	230f      	movs	r3, #15
 80046ca:	18fb      	adds	r3, r7, r3
 80046cc:	2201      	movs	r2, #1
 80046ce:	701a      	strb	r2, [r3, #0]
 80046d0:	e05e      	b.n	8004790 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80046d2:	4b33      	ldr	r3, [pc, #204]	@ (80047a0 <HAL_RTC_Init+0x140>)
 80046d4:	699a      	ldr	r2, [r3, #24]
 80046d6:	4b32      	ldr	r3, [pc, #200]	@ (80047a0 <HAL_RTC_Init+0x140>)
 80046d8:	4932      	ldr	r1, [pc, #200]	@ (80047a4 <HAL_RTC_Init+0x144>)
 80046da:	400a      	ands	r2, r1
 80046dc:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80046de:	4b30      	ldr	r3, [pc, #192]	@ (80047a0 <HAL_RTC_Init+0x140>)
 80046e0:	6999      	ldr	r1, [r3, #24]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	431a      	orrs	r2, r3
 80046f2:	4b2b      	ldr	r3, [pc, #172]	@ (80047a0 <HAL_RTC_Init+0x140>)
 80046f4:	430a      	orrs	r2, r1
 80046f6:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	68d9      	ldr	r1, [r3, #12]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	041a      	lsls	r2, r3, #16
 8004702:	4b27      	ldr	r3, [pc, #156]	@ (80047a0 <HAL_RTC_Init+0x140>)
 8004704:	430a      	orrs	r2, r1
 8004706:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8004708:	4b25      	ldr	r3, [pc, #148]	@ (80047a0 <HAL_RTC_Init+0x140>)
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	4a26      	ldr	r2, [pc, #152]	@ (80047a8 <HAL_RTC_Init+0x148>)
 800470e:	4013      	ands	r3, r2
 8004710:	0019      	movs	r1, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471a:	431a      	orrs	r2, r3
 800471c:	4b20      	ldr	r3, [pc, #128]	@ (80047a0 <HAL_RTC_Init+0x140>)
 800471e:	430a      	orrs	r2, r1
 8004720:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004722:	4b1f      	ldr	r3, [pc, #124]	@ (80047a0 <HAL_RTC_Init+0x140>)
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	4b1e      	ldr	r3, [pc, #120]	@ (80047a0 <HAL_RTC_Init+0x140>)
 8004728:	2180      	movs	r1, #128	@ 0x80
 800472a:	438a      	bics	r2, r1
 800472c:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800472e:	4b1c      	ldr	r3, [pc, #112]	@ (80047a0 <HAL_RTC_Init+0x140>)
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	2220      	movs	r2, #32
 8004734:	4013      	ands	r3, r2
 8004736:	d110      	bne.n	800475a <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	0018      	movs	r0, r3
 800473c:	f000 f836 	bl	80047ac <HAL_RTC_WaitForSynchro>
 8004740:	1e03      	subs	r3, r0, #0
 8004742:	d00a      	beq.n	800475a <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004744:	4b16      	ldr	r3, [pc, #88]	@ (80047a0 <HAL_RTC_Init+0x140>)
 8004746:	22ff      	movs	r2, #255	@ 0xff
 8004748:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	222d      	movs	r2, #45	@ 0x2d
 800474e:	2104      	movs	r1, #4
 8004750:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 8004752:	230f      	movs	r3, #15
 8004754:	18fb      	adds	r3, r7, r3
 8004756:	2201      	movs	r2, #1
 8004758:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 800475a:	230f      	movs	r3, #15
 800475c:	18fb      	adds	r3, r7, r3
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d115      	bne.n	8004790 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 8004764:	4b0e      	ldr	r3, [pc, #56]	@ (80047a0 <HAL_RTC_Init+0x140>)
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	00db      	lsls	r3, r3, #3
 800476a:	08d9      	lsrs	r1, r3, #3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1a      	ldr	r2, [r3, #32]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	69db      	ldr	r3, [r3, #28]
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	431a      	orrs	r2, r3
 800477c:	4b08      	ldr	r3, [pc, #32]	@ (80047a0 <HAL_RTC_Init+0x140>)
 800477e:	430a      	orrs	r2, r1
 8004780:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004782:	4b07      	ldr	r3, [pc, #28]	@ (80047a0 <HAL_RTC_Init+0x140>)
 8004784:	22ff      	movs	r2, #255	@ 0xff
 8004786:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	222d      	movs	r2, #45	@ 0x2d
 800478c:	2101      	movs	r1, #1
 800478e:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 8004790:	230f      	movs	r3, #15
 8004792:	18fb      	adds	r3, r7, r3
 8004794:	781b      	ldrb	r3, [r3, #0]
}
 8004796:	0018      	movs	r0, r3
 8004798:	46bd      	mov	sp, r7
 800479a:	b004      	add	sp, #16
 800479c:	bd80      	pop	{r7, pc}
 800479e:	46c0      	nop			@ (mov r8, r8)
 80047a0:	40002800 	.word	0x40002800
 80047a4:	fb8fffbf 	.word	0xfb8fffbf
 80047a8:	ffffe0ff 	.word	0xffffe0ff

080047ac <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80047b4:	4b0f      	ldr	r3, [pc, #60]	@ (80047f4 <HAL_RTC_WaitForSynchro+0x48>)
 80047b6:	68da      	ldr	r2, [r3, #12]
 80047b8:	4b0e      	ldr	r3, [pc, #56]	@ (80047f4 <HAL_RTC_WaitForSynchro+0x48>)
 80047ba:	2120      	movs	r1, #32
 80047bc:	438a      	bics	r2, r1
 80047be:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80047c0:	f7fd f812 	bl	80017e8 <HAL_GetTick>
 80047c4:	0003      	movs	r3, r0
 80047c6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80047c8:	e00a      	b.n	80047e0 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80047ca:	f7fd f80d 	bl	80017e8 <HAL_GetTick>
 80047ce:	0002      	movs	r2, r0
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	1ad2      	subs	r2, r2, r3
 80047d4:	23fa      	movs	r3, #250	@ 0xfa
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	429a      	cmp	r2, r3
 80047da:	d901      	bls.n	80047e0 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e005      	b.n	80047ec <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80047e0:	4b04      	ldr	r3, [pc, #16]	@ (80047f4 <HAL_RTC_WaitForSynchro+0x48>)
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	2220      	movs	r2, #32
 80047e6:	4013      	ands	r3, r2
 80047e8:	d0ef      	beq.n	80047ca <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	0018      	movs	r0, r3
 80047ee:	46bd      	mov	sp, r7
 80047f0:	b004      	add	sp, #16
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	40002800 	.word	0x40002800

080047f8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8004800:	4b12      	ldr	r3, [pc, #72]	@ (800484c <RTC_EnterInitMode+0x54>)
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	2240      	movs	r2, #64	@ 0x40
 8004806:	4013      	ands	r3, r2
 8004808:	d11a      	bne.n	8004840 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800480a:	4b10      	ldr	r3, [pc, #64]	@ (800484c <RTC_EnterInitMode+0x54>)
 800480c:	68da      	ldr	r2, [r3, #12]
 800480e:	4b0f      	ldr	r3, [pc, #60]	@ (800484c <RTC_EnterInitMode+0x54>)
 8004810:	2180      	movs	r1, #128	@ 0x80
 8004812:	430a      	orrs	r2, r1
 8004814:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004816:	f7fc ffe7 	bl	80017e8 <HAL_GetTick>
 800481a:	0003      	movs	r3, r0
 800481c:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800481e:	e00a      	b.n	8004836 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004820:	f7fc ffe2 	bl	80017e8 <HAL_GetTick>
 8004824:	0002      	movs	r2, r0
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1ad2      	subs	r2, r2, r3
 800482a:	23fa      	movs	r3, #250	@ 0xfa
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	429a      	cmp	r2, r3
 8004830:	d901      	bls.n	8004836 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e005      	b.n	8004842 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8004836:	4b05      	ldr	r3, [pc, #20]	@ (800484c <RTC_EnterInitMode+0x54>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	2240      	movs	r2, #64	@ 0x40
 800483c:	4013      	ands	r3, r2
 800483e:	d0ef      	beq.n	8004820 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	0018      	movs	r0, r3
 8004844:	46bd      	mov	sp, r7
 8004846:	b004      	add	sp, #16
 8004848:	bd80      	pop	{r7, pc}
 800484a:	46c0      	nop			@ (mov r8, r8)
 800484c:	40002800 	.word	0x40002800

08004850 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e046      	b.n	80048f0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2288      	movs	r2, #136	@ 0x88
 8004866:	589b      	ldr	r3, [r3, r2]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d107      	bne.n	800487c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2284      	movs	r2, #132	@ 0x84
 8004870:	2100      	movs	r1, #0
 8004872:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	0018      	movs	r0, r3
 8004878:	f7fc fd1e 	bl	80012b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2288      	movs	r2, #136	@ 0x88
 8004880:	2124      	movs	r1, #36	@ 0x24
 8004882:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2101      	movs	r1, #1
 8004890:	438a      	bics	r2, r1
 8004892:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	0018      	movs	r0, r3
 80048a0:	f000 fa8a 	bl	8004db8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	0018      	movs	r0, r3
 80048a8:	f000 f8cc 	bl	8004a44 <UART_SetConfig>
 80048ac:	0003      	movs	r3, r0
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d101      	bne.n	80048b6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e01c      	b.n	80048f0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	490d      	ldr	r1, [pc, #52]	@ (80048f8 <HAL_UART_Init+0xa8>)
 80048c2:	400a      	ands	r2, r1
 80048c4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	212a      	movs	r1, #42	@ 0x2a
 80048d2:	438a      	bics	r2, r1
 80048d4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2101      	movs	r1, #1
 80048e2:	430a      	orrs	r2, r1
 80048e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	0018      	movs	r0, r3
 80048ea:	f000 fb19 	bl	8004f20 <UART_CheckIdleState>
 80048ee:	0003      	movs	r3, r0
}
 80048f0:	0018      	movs	r0, r3
 80048f2:	46bd      	mov	sp, r7
 80048f4:	b002      	add	sp, #8
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	ffffb7ff 	.word	0xffffb7ff

080048fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b08a      	sub	sp, #40	@ 0x28
 8004900:	af02      	add	r7, sp, #8
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	603b      	str	r3, [r7, #0]
 8004908:	1dbb      	adds	r3, r7, #6
 800490a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2288      	movs	r2, #136	@ 0x88
 8004910:	589b      	ldr	r3, [r3, r2]
 8004912:	2b20      	cmp	r3, #32
 8004914:	d000      	beq.n	8004918 <HAL_UART_Transmit+0x1c>
 8004916:	e090      	b.n	8004a3a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <HAL_UART_Transmit+0x2a>
 800491e:	1dbb      	adds	r3, r7, #6
 8004920:	881b      	ldrh	r3, [r3, #0]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e088      	b.n	8004a3c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	2380      	movs	r3, #128	@ 0x80
 8004930:	015b      	lsls	r3, r3, #5
 8004932:	429a      	cmp	r2, r3
 8004934:	d109      	bne.n	800494a <HAL_UART_Transmit+0x4e>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d105      	bne.n	800494a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2201      	movs	r2, #1
 8004942:	4013      	ands	r3, r2
 8004944:	d001      	beq.n	800494a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e078      	b.n	8004a3c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2290      	movs	r2, #144	@ 0x90
 800494e:	2100      	movs	r1, #0
 8004950:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2288      	movs	r2, #136	@ 0x88
 8004956:	2121      	movs	r1, #33	@ 0x21
 8004958:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800495a:	f7fc ff45 	bl	80017e8 <HAL_GetTick>
 800495e:	0003      	movs	r3, r0
 8004960:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	1dba      	adds	r2, r7, #6
 8004966:	2154      	movs	r1, #84	@ 0x54
 8004968:	8812      	ldrh	r2, [r2, #0]
 800496a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	1dba      	adds	r2, r7, #6
 8004970:	2156      	movs	r1, #86	@ 0x56
 8004972:	8812      	ldrh	r2, [r2, #0]
 8004974:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	689a      	ldr	r2, [r3, #8]
 800497a:	2380      	movs	r3, #128	@ 0x80
 800497c:	015b      	lsls	r3, r3, #5
 800497e:	429a      	cmp	r2, r3
 8004980:	d108      	bne.n	8004994 <HAL_UART_Transmit+0x98>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d104      	bne.n	8004994 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800498a:	2300      	movs	r3, #0
 800498c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	61bb      	str	r3, [r7, #24]
 8004992:	e003      	b.n	800499c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004998:	2300      	movs	r3, #0
 800499a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800499c:	e030      	b.n	8004a00 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800499e:	697a      	ldr	r2, [r7, #20]
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	0013      	movs	r3, r2
 80049a8:	2200      	movs	r2, #0
 80049aa:	2180      	movs	r1, #128	@ 0x80
 80049ac:	f000 fb62 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 80049b0:	1e03      	subs	r3, r0, #0
 80049b2:	d005      	beq.n	80049c0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2288      	movs	r2, #136	@ 0x88
 80049b8:	2120      	movs	r1, #32
 80049ba:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e03d      	b.n	8004a3c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10b      	bne.n	80049de <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	881b      	ldrh	r3, [r3, #0]
 80049ca:	001a      	movs	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	05d2      	lsls	r2, r2, #23
 80049d2:	0dd2      	lsrs	r2, r2, #23
 80049d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	3302      	adds	r3, #2
 80049da:	61bb      	str	r3, [r7, #24]
 80049dc:	e007      	b.n	80049ee <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	781a      	ldrb	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	3301      	adds	r3, #1
 80049ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2256      	movs	r2, #86	@ 0x56
 80049f2:	5a9b      	ldrh	r3, [r3, r2]
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b299      	uxth	r1, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2256      	movs	r2, #86	@ 0x56
 80049fe:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2256      	movs	r2, #86	@ 0x56
 8004a04:	5a9b      	ldrh	r3, [r3, r2]
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1c8      	bne.n	800499e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a0c:	697a      	ldr	r2, [r7, #20]
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	0013      	movs	r3, r2
 8004a16:	2200      	movs	r2, #0
 8004a18:	2140      	movs	r1, #64	@ 0x40
 8004a1a:	f000 fb2b 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004a1e:	1e03      	subs	r3, r0, #0
 8004a20:	d005      	beq.n	8004a2e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2288      	movs	r2, #136	@ 0x88
 8004a26:	2120      	movs	r1, #32
 8004a28:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e006      	b.n	8004a3c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2288      	movs	r2, #136	@ 0x88
 8004a32:	2120      	movs	r1, #32
 8004a34:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004a36:	2300      	movs	r3, #0
 8004a38:	e000      	b.n	8004a3c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004a3a:	2302      	movs	r3, #2
  }
}
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	b008      	add	sp, #32
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a44:	b5b0      	push	{r4, r5, r7, lr}
 8004a46:	b092      	sub	sp, #72	@ 0x48
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a4c:	231f      	movs	r3, #31
 8004a4e:	2220      	movs	r2, #32
 8004a50:	189b      	adds	r3, r3, r2
 8004a52:	19db      	adds	r3, r3, r7
 8004a54:	2200      	movs	r2, #0
 8004a56:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	431a      	orrs	r2, r3
 8004a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	431a      	orrs	r2, r3
 8004a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6a:	69db      	ldr	r3, [r3, #28]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4ac6      	ldr	r2, [pc, #792]	@ (8004d90 <UART_SetConfig+0x34c>)
 8004a78:	4013      	ands	r3, r2
 8004a7a:	0019      	movs	r1, r3
 8004a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a82:	430b      	orrs	r3, r1
 8004a84:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	4ac1      	ldr	r2, [pc, #772]	@ (8004d94 <UART_SetConfig+0x350>)
 8004a8e:	4013      	ands	r3, r2
 8004a90:	0018      	movs	r0, r3
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a94:	68d9      	ldr	r1, [r3, #12]
 8004a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	0003      	movs	r3, r0
 8004a9c:	430b      	orrs	r3, r1
 8004a9e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4abb      	ldr	r2, [pc, #748]	@ (8004d98 <UART_SetConfig+0x354>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d009      	beq.n	8004ac4 <UART_SetConfig+0x80>
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4ab9      	ldr	r2, [pc, #740]	@ (8004d9c <UART_SetConfig+0x358>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d004      	beq.n	8004ac4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	4ab5      	ldr	r2, [pc, #724]	@ (8004da0 <UART_SetConfig+0x35c>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	0019      	movs	r1, r3
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ad6:	430b      	orrs	r3, r1
 8004ad8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae0:	220f      	movs	r2, #15
 8004ae2:	4393      	bics	r3, r2
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	0003      	movs	r3, r0
 8004af0:	430b      	orrs	r3, r1
 8004af2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4aaa      	ldr	r2, [pc, #680]	@ (8004da4 <UART_SetConfig+0x360>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d102      	bne.n	8004b04 <UART_SetConfig+0xc0>
 8004afe:	2301      	movs	r3, #1
 8004b00:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b02:	e02b      	b.n	8004b5c <UART_SetConfig+0x118>
 8004b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4aa7      	ldr	r2, [pc, #668]	@ (8004da8 <UART_SetConfig+0x364>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d102      	bne.n	8004b14 <UART_SetConfig+0xd0>
 8004b0e:	2302      	movs	r3, #2
 8004b10:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b12:	e023      	b.n	8004b5c <UART_SetConfig+0x118>
 8004b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4aa4      	ldr	r2, [pc, #656]	@ (8004dac <UART_SetConfig+0x368>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d103      	bne.n	8004b26 <UART_SetConfig+0xe2>
 8004b1e:	2380      	movs	r3, #128	@ 0x80
 8004b20:	025b      	lsls	r3, r3, #9
 8004b22:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b24:	e01a      	b.n	8004b5c <UART_SetConfig+0x118>
 8004b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4aa1      	ldr	r2, [pc, #644]	@ (8004db0 <UART_SetConfig+0x36c>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d103      	bne.n	8004b38 <UART_SetConfig+0xf4>
 8004b30:	2380      	movs	r3, #128	@ 0x80
 8004b32:	029b      	lsls	r3, r3, #10
 8004b34:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b36:	e011      	b.n	8004b5c <UART_SetConfig+0x118>
 8004b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a96      	ldr	r2, [pc, #600]	@ (8004d98 <UART_SetConfig+0x354>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d102      	bne.n	8004b48 <UART_SetConfig+0x104>
 8004b42:	2310      	movs	r3, #16
 8004b44:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b46:	e009      	b.n	8004b5c <UART_SetConfig+0x118>
 8004b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a93      	ldr	r2, [pc, #588]	@ (8004d9c <UART_SetConfig+0x358>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d102      	bne.n	8004b58 <UART_SetConfig+0x114>
 8004b52:	2308      	movs	r3, #8
 8004b54:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b56:	e001      	b.n	8004b5c <UART_SetConfig+0x118>
 8004b58:	2300      	movs	r3, #0
 8004b5a:	643b      	str	r3, [r7, #64]	@ 0x40

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a8d      	ldr	r2, [pc, #564]	@ (8004d98 <UART_SetConfig+0x354>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d005      	beq.n	8004b72 <UART_SetConfig+0x12e>
 8004b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a8c      	ldr	r2, [pc, #560]	@ (8004d9c <UART_SetConfig+0x358>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d000      	beq.n	8004b72 <UART_SetConfig+0x12e>
 8004b70:	e06f      	b.n	8004c52 <UART_SetConfig+0x20e>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b74:	0018      	movs	r0, r3
 8004b76:	f7ff f88d 	bl	8003c94 <HAL_RCCEx_GetPeriphCLKFreq>
 8004b7a:	0003      	movs	r3, r0
 8004b7c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d100      	bne.n	8004b86 <UART_SetConfig+0x142>
 8004b84:	e0ec      	b.n	8004d60 <UART_SetConfig+0x31c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b8a:	4b8a      	ldr	r3, [pc, #552]	@ (8004db4 <UART_SetConfig+0x370>)
 8004b8c:	0052      	lsls	r2, r2, #1
 8004b8e:	5ad3      	ldrh	r3, [r2, r3]
 8004b90:	0019      	movs	r1, r3
 8004b92:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004b94:	f7fb faca 	bl	800012c <__udivsi3>
 8004b98:	0003      	movs	r3, r0
 8004b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	0013      	movs	r3, r2
 8004ba2:	005b      	lsls	r3, r3, #1
 8004ba4:	189b      	adds	r3, r3, r2
 8004ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d305      	bcc.n	8004bb8 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004bb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d906      	bls.n	8004bc6 <UART_SetConfig+0x182>
      {
        ret = HAL_ERROR;
 8004bb8:	231f      	movs	r3, #31
 8004bba:	2220      	movs	r2, #32
 8004bbc:	189b      	adds	r3, r3, r2
 8004bbe:	19db      	adds	r3, r3, r7
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	701a      	strb	r2, [r3, #0]
 8004bc4:	e044      	b.n	8004c50 <UART_SetConfig+0x20c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc8:	61bb      	str	r3, [r7, #24]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61fb      	str	r3, [r7, #28]
 8004bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bd2:	4b78      	ldr	r3, [pc, #480]	@ (8004db4 <UART_SetConfig+0x370>)
 8004bd4:	0052      	lsls	r2, r2, #1
 8004bd6:	5ad3      	ldrh	r3, [r2, r3]
 8004bd8:	613b      	str	r3, [r7, #16]
 8004bda:	2300      	movs	r3, #0
 8004bdc:	617b      	str	r3, [r7, #20]
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	69b8      	ldr	r0, [r7, #24]
 8004be4:	69f9      	ldr	r1, [r7, #28]
 8004be6:	f7fb fc17 	bl	8000418 <__aeabi_uldivmod>
 8004bea:	0002      	movs	r2, r0
 8004bec:	000b      	movs	r3, r1
 8004bee:	0e11      	lsrs	r1, r2, #24
 8004bf0:	021d      	lsls	r5, r3, #8
 8004bf2:	430d      	orrs	r5, r1
 8004bf4:	0214      	lsls	r4, r2, #8
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	085b      	lsrs	r3, r3, #1
 8004bfc:	60bb      	str	r3, [r7, #8]
 8004bfe:	2300      	movs	r3, #0
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	68b8      	ldr	r0, [r7, #8]
 8004c04:	68f9      	ldr	r1, [r7, #12]
 8004c06:	1900      	adds	r0, r0, r4
 8004c08:	4169      	adcs	r1, r5
 8004c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	603b      	str	r3, [r7, #0]
 8004c10:	2300      	movs	r3, #0
 8004c12:	607b      	str	r3, [r7, #4]
 8004c14:	683a      	ldr	r2, [r7, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f7fb fbfe 	bl	8000418 <__aeabi_uldivmod>
 8004c1c:	0002      	movs	r2, r0
 8004c1e:	000b      	movs	r3, r1
 8004c20:	0013      	movs	r3, r2
 8004c22:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c26:	23c0      	movs	r3, #192	@ 0xc0
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d309      	bcc.n	8004c42 <UART_SetConfig+0x1fe>
 8004c2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c30:	2380      	movs	r3, #128	@ 0x80
 8004c32:	035b      	lsls	r3, r3, #13
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d204      	bcs.n	8004c42 <UART_SetConfig+0x1fe>
        {
          huart->Instance->BRR = usartdiv;
 8004c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c3e:	60da      	str	r2, [r3, #12]
 8004c40:	e006      	b.n	8004c50 <UART_SetConfig+0x20c>
        }
        else
        {
          ret = HAL_ERROR;
 8004c42:	231f      	movs	r3, #31
 8004c44:	2220      	movs	r2, #32
 8004c46:	189b      	adds	r3, r3, r2
 8004c48:	19db      	adds	r3, r3, r7
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8004c4e:	e087      	b.n	8004d60 <UART_SetConfig+0x31c>
 8004c50:	e086      	b.n	8004d60 <UART_SetConfig+0x31c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c54:	69da      	ldr	r2, [r3, #28]
 8004c56:	2380      	movs	r3, #128	@ 0x80
 8004c58:	021b      	lsls	r3, r3, #8
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d14c      	bne.n	8004cf8 <UART_SetConfig+0x2b4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004c5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c60:	0018      	movs	r0, r3
 8004c62:	f7ff f817 	bl	8003c94 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c66:	0003      	movs	r3, r0
 8004c68:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d100      	bne.n	8004c72 <UART_SetConfig+0x22e>
 8004c70:	e076      	b.n	8004d60 <UART_SetConfig+0x31c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c76:	4b4f      	ldr	r3, [pc, #316]	@ (8004db4 <UART_SetConfig+0x370>)
 8004c78:	0052      	lsls	r2, r2, #1
 8004c7a:	5ad3      	ldrh	r3, [r2, r3]
 8004c7c:	0019      	movs	r1, r3
 8004c7e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004c80:	f7fb fa54 	bl	800012c <__udivsi3>
 8004c84:	0003      	movs	r3, r0
 8004c86:	005a      	lsls	r2, r3, #1
 8004c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	085b      	lsrs	r3, r3, #1
 8004c8e:	18d2      	adds	r2, r2, r3
 8004c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	0019      	movs	r1, r3
 8004c96:	0010      	movs	r0, r2
 8004c98:	f7fb fa48 	bl	800012c <__udivsi3>
 8004c9c:	0003      	movs	r3, r0
 8004c9e:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ca2:	2b0f      	cmp	r3, #15
 8004ca4:	d921      	bls.n	8004cea <UART_SetConfig+0x2a6>
 8004ca6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ca8:	2380      	movs	r3, #128	@ 0x80
 8004caa:	025b      	lsls	r3, r3, #9
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d21c      	bcs.n	8004cea <UART_SetConfig+0x2a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	2012      	movs	r0, #18
 8004cb6:	2420      	movs	r4, #32
 8004cb8:	1903      	adds	r3, r0, r4
 8004cba:	19db      	adds	r3, r3, r7
 8004cbc:	210f      	movs	r1, #15
 8004cbe:	438a      	bics	r2, r1
 8004cc0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cc4:	085b      	lsrs	r3, r3, #1
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	2207      	movs	r2, #7
 8004cca:	4013      	ands	r3, r2
 8004ccc:	b299      	uxth	r1, r3
 8004cce:	1903      	adds	r3, r0, r4
 8004cd0:	19db      	adds	r3, r3, r7
 8004cd2:	1902      	adds	r2, r0, r4
 8004cd4:	19d2      	adds	r2, r2, r7
 8004cd6:	8812      	ldrh	r2, [r2, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	1902      	adds	r2, r0, r4
 8004ce2:	19d2      	adds	r2, r2, r7
 8004ce4:	8812      	ldrh	r2, [r2, #0]
 8004ce6:	60da      	str	r2, [r3, #12]
 8004ce8:	e03a      	b.n	8004d60 <UART_SetConfig+0x31c>
      }
      else
      {
        ret = HAL_ERROR;
 8004cea:	231f      	movs	r3, #31
 8004cec:	2220      	movs	r2, #32
 8004cee:	189b      	adds	r3, r3, r2
 8004cf0:	19db      	adds	r3, r3, r7
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	701a      	strb	r2, [r3, #0]
 8004cf6:	e033      	b.n	8004d60 <UART_SetConfig+0x31c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004cf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f7fe ffca 	bl	8003c94 <HAL_RCCEx_GetPeriphCLKFreq>
 8004d00:	0003      	movs	r3, r0
 8004d02:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (pclk != 0U)
 8004d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d02a      	beq.n	8004d60 <UART_SetConfig+0x31c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d0e:	4b29      	ldr	r3, [pc, #164]	@ (8004db4 <UART_SetConfig+0x370>)
 8004d10:	0052      	lsls	r2, r2, #1
 8004d12:	5ad3      	ldrh	r3, [r2, r3]
 8004d14:	0019      	movs	r1, r3
 8004d16:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004d18:	f7fb fa08 	bl	800012c <__udivsi3>
 8004d1c:	0003      	movs	r3, r0
 8004d1e:	001a      	movs	r2, r3
 8004d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	085b      	lsrs	r3, r3, #1
 8004d26:	18d2      	adds	r2, r2, r3
 8004d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	0019      	movs	r1, r3
 8004d2e:	0010      	movs	r0, r2
 8004d30:	f7fb f9fc 	bl	800012c <__udivsi3>
 8004d34:	0003      	movs	r3, r0
 8004d36:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3a:	2b0f      	cmp	r3, #15
 8004d3c:	d90a      	bls.n	8004d54 <UART_SetConfig+0x310>
 8004d3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d40:	2380      	movs	r3, #128	@ 0x80
 8004d42:	025b      	lsls	r3, r3, #9
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d205      	bcs.n	8004d54 <UART_SetConfig+0x310>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	60da      	str	r2, [r3, #12]
 8004d52:	e005      	b.n	8004d60 <UART_SetConfig+0x31c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d54:	231f      	movs	r3, #31
 8004d56:	2220      	movs	r2, #32
 8004d58:	189b      	adds	r3, r3, r2
 8004d5a:	19db      	adds	r3, r3, r7
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d62:	226a      	movs	r2, #106	@ 0x6a
 8004d64:	2101      	movs	r1, #1
 8004d66:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6a:	2268      	movs	r2, #104	@ 0x68
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d72:	2200      	movs	r2, #0
 8004d74:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d78:	2200      	movs	r2, #0
 8004d7a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004d7c:	231f      	movs	r3, #31
 8004d7e:	2220      	movs	r2, #32
 8004d80:	189b      	adds	r3, r3, r2
 8004d82:	19db      	adds	r3, r3, r7
 8004d84:	781b      	ldrb	r3, [r3, #0]
}
 8004d86:	0018      	movs	r0, r3
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	b012      	add	sp, #72	@ 0x48
 8004d8c:	bdb0      	pop	{r4, r5, r7, pc}
 8004d8e:	46c0      	nop			@ (mov r8, r8)
 8004d90:	cfff69f3 	.word	0xcfff69f3
 8004d94:	ffffcfff 	.word	0xffffcfff
 8004d98:	40008000 	.word	0x40008000
 8004d9c:	40008400 	.word	0x40008400
 8004da0:	11fff4ff 	.word	0x11fff4ff
 8004da4:	40013800 	.word	0x40013800
 8004da8:	40004400 	.word	0x40004400
 8004dac:	40004800 	.word	0x40004800
 8004db0:	40004c00 	.word	0x40004c00
 8004db4:	08005f54 	.word	0x08005f54

08004db8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc4:	2208      	movs	r2, #8
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	d00b      	beq.n	8004de2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	4a4a      	ldr	r2, [pc, #296]	@ (8004efc <UART_AdvFeatureConfig+0x144>)
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	0019      	movs	r1, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de6:	2201      	movs	r2, #1
 8004de8:	4013      	ands	r3, r2
 8004dea:	d00b      	beq.n	8004e04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	4a43      	ldr	r2, [pc, #268]	@ (8004f00 <UART_AdvFeatureConfig+0x148>)
 8004df4:	4013      	ands	r3, r2
 8004df6:	0019      	movs	r1, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e08:	2202      	movs	r2, #2
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	d00b      	beq.n	8004e26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	4a3b      	ldr	r2, [pc, #236]	@ (8004f04 <UART_AdvFeatureConfig+0x14c>)
 8004e16:	4013      	ands	r3, r2
 8004e18:	0019      	movs	r1, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	430a      	orrs	r2, r1
 8004e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2a:	2204      	movs	r2, #4
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d00b      	beq.n	8004e48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	4a34      	ldr	r2, [pc, #208]	@ (8004f08 <UART_AdvFeatureConfig+0x150>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	0019      	movs	r1, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	430a      	orrs	r2, r1
 8004e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4c:	2210      	movs	r2, #16
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d00b      	beq.n	8004e6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	4a2c      	ldr	r2, [pc, #176]	@ (8004f0c <UART_AdvFeatureConfig+0x154>)
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	0019      	movs	r1, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e6e:	2220      	movs	r2, #32
 8004e70:	4013      	ands	r3, r2
 8004e72:	d00b      	beq.n	8004e8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	4a25      	ldr	r2, [pc, #148]	@ (8004f10 <UART_AdvFeatureConfig+0x158>)
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	0019      	movs	r1, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e90:	2240      	movs	r2, #64	@ 0x40
 8004e92:	4013      	ands	r3, r2
 8004e94:	d01d      	beq.n	8004ed2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8004f14 <UART_AdvFeatureConfig+0x15c>)
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	0019      	movs	r1, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	430a      	orrs	r2, r1
 8004eac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eb2:	2380      	movs	r3, #128	@ 0x80
 8004eb4:	035b      	lsls	r3, r3, #13
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d10b      	bne.n	8004ed2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	4a15      	ldr	r2, [pc, #84]	@ (8004f18 <UART_AdvFeatureConfig+0x160>)
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	0019      	movs	r1, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed6:	2280      	movs	r2, #128	@ 0x80
 8004ed8:	4013      	ands	r3, r2
 8004eda:	d00b      	beq.n	8004ef4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	4a0e      	ldr	r2, [pc, #56]	@ (8004f1c <UART_AdvFeatureConfig+0x164>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	0019      	movs	r1, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	605a      	str	r2, [r3, #4]
  }
}
 8004ef4:	46c0      	nop			@ (mov r8, r8)
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	b002      	add	sp, #8
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	ffff7fff 	.word	0xffff7fff
 8004f00:	fffdffff 	.word	0xfffdffff
 8004f04:	fffeffff 	.word	0xfffeffff
 8004f08:	fffbffff 	.word	0xfffbffff
 8004f0c:	ffffefff 	.word	0xffffefff
 8004f10:	ffffdfff 	.word	0xffffdfff
 8004f14:	ffefffff 	.word	0xffefffff
 8004f18:	ff9fffff 	.word	0xff9fffff
 8004f1c:	fff7ffff 	.word	0xfff7ffff

08004f20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b092      	sub	sp, #72	@ 0x48
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2290      	movs	r2, #144	@ 0x90
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f30:	f7fc fc5a 	bl	80017e8 <HAL_GetTick>
 8004f34:	0003      	movs	r3, r0
 8004f36:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2208      	movs	r2, #8
 8004f40:	4013      	ands	r3, r2
 8004f42:	2b08      	cmp	r3, #8
 8004f44:	d12d      	bne.n	8004fa2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f48:	2280      	movs	r2, #128	@ 0x80
 8004f4a:	0391      	lsls	r1, r2, #14
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	4a47      	ldr	r2, [pc, #284]	@ (800506c <UART_CheckIdleState+0x14c>)
 8004f50:	9200      	str	r2, [sp, #0]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f000 f88e 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004f58:	1e03      	subs	r3, r0, #0
 8004f5a:	d022      	beq.n	8004fa2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004f5c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f60:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004f64:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f66:	2301      	movs	r3, #1
 8004f68:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6c:	f383 8810 	msr	PRIMASK, r3
}
 8004f70:	46c0      	nop			@ (mov r8, r8)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2180      	movs	r1, #128	@ 0x80
 8004f7e:	438a      	bics	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]
 8004f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f88:	f383 8810 	msr	PRIMASK, r3
}
 8004f8c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2288      	movs	r2, #136	@ 0x88
 8004f92:	2120      	movs	r1, #32
 8004f94:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2284      	movs	r2, #132	@ 0x84
 8004f9a:	2100      	movs	r1, #0
 8004f9c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e060      	b.n	8005064 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2204      	movs	r2, #4
 8004faa:	4013      	ands	r3, r2
 8004fac:	2b04      	cmp	r3, #4
 8004fae:	d146      	bne.n	800503e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fb2:	2280      	movs	r2, #128	@ 0x80
 8004fb4:	03d1      	lsls	r1, r2, #15
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	4a2c      	ldr	r2, [pc, #176]	@ (800506c <UART_CheckIdleState+0x14c>)
 8004fba:	9200      	str	r2, [sp, #0]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f000 f859 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004fc2:	1e03      	subs	r3, r0, #0
 8004fc4:	d03b      	beq.n	800503e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8004fca:	60fb      	str	r3, [r7, #12]
  return(result);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004fce:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	f383 8810 	msr	PRIMASK, r3
}
 8004fda:	46c0      	nop			@ (mov r8, r8)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4922      	ldr	r1, [pc, #136]	@ (8005070 <UART_CheckIdleState+0x150>)
 8004fe8:	400a      	ands	r2, r1
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f383 8810 	msr	PRIMASK, r3
}
 8004ff6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8004ffc:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ffe:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005000:	633b      	str	r3, [r7, #48]	@ 0x30
 8005002:	2301      	movs	r3, #1
 8005004:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	f383 8810 	msr	PRIMASK, r3
}
 800500c:	46c0      	nop			@ (mov r8, r8)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	689a      	ldr	r2, [r3, #8]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2101      	movs	r1, #1
 800501a:	438a      	bics	r2, r1
 800501c:	609a      	str	r2, [r3, #8]
 800501e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005020:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005022:	6a3b      	ldr	r3, [r7, #32]
 8005024:	f383 8810 	msr	PRIMASK, r3
}
 8005028:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	228c      	movs	r2, #140	@ 0x8c
 800502e:	2120      	movs	r1, #32
 8005030:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2284      	movs	r2, #132	@ 0x84
 8005036:	2100      	movs	r1, #0
 8005038:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e012      	b.n	8005064 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2288      	movs	r2, #136	@ 0x88
 8005042:	2120      	movs	r1, #32
 8005044:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	228c      	movs	r2, #140	@ 0x8c
 800504a:	2120      	movs	r1, #32
 800504c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2284      	movs	r2, #132	@ 0x84
 800505e:	2100      	movs	r1, #0
 8005060:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	0018      	movs	r0, r3
 8005066:	46bd      	mov	sp, r7
 8005068:	b010      	add	sp, #64	@ 0x40
 800506a:	bd80      	pop	{r7, pc}
 800506c:	01ffffff 	.word	0x01ffffff
 8005070:	fffffedf 	.word	0xfffffedf

08005074 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	1dfb      	adds	r3, r7, #7
 8005082:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005084:	e051      	b.n	800512a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	3301      	adds	r3, #1
 800508a:	d04e      	beq.n	800512a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508c:	f7fc fbac 	bl	80017e8 <HAL_GetTick>
 8005090:	0002      	movs	r2, r0
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	69ba      	ldr	r2, [r7, #24]
 8005098:	429a      	cmp	r2, r3
 800509a:	d302      	bcc.n	80050a2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e051      	b.n	800514a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2204      	movs	r2, #4
 80050ae:	4013      	ands	r3, r2
 80050b0:	d03b      	beq.n	800512a <UART_WaitOnFlagUntilTimeout+0xb6>
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	2b80      	cmp	r3, #128	@ 0x80
 80050b6:	d038      	beq.n	800512a <UART_WaitOnFlagUntilTimeout+0xb6>
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	2b40      	cmp	r3, #64	@ 0x40
 80050bc:	d035      	beq.n	800512a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	69db      	ldr	r3, [r3, #28]
 80050c4:	2208      	movs	r2, #8
 80050c6:	4013      	ands	r3, r2
 80050c8:	2b08      	cmp	r3, #8
 80050ca:	d111      	bne.n	80050f0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2208      	movs	r2, #8
 80050d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	0018      	movs	r0, r3
 80050d8:	f000 f83c 	bl	8005154 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2290      	movs	r2, #144	@ 0x90
 80050e0:	2108      	movs	r1, #8
 80050e2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2284      	movs	r2, #132	@ 0x84
 80050e8:	2100      	movs	r1, #0
 80050ea:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e02c      	b.n	800514a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	69da      	ldr	r2, [r3, #28]
 80050f6:	2380      	movs	r3, #128	@ 0x80
 80050f8:	011b      	lsls	r3, r3, #4
 80050fa:	401a      	ands	r2, r3
 80050fc:	2380      	movs	r3, #128	@ 0x80
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	429a      	cmp	r2, r3
 8005102:	d112      	bne.n	800512a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2280      	movs	r2, #128	@ 0x80
 800510a:	0112      	lsls	r2, r2, #4
 800510c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	0018      	movs	r0, r3
 8005112:	f000 f81f 	bl	8005154 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2290      	movs	r2, #144	@ 0x90
 800511a:	2120      	movs	r1, #32
 800511c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2284      	movs	r2, #132	@ 0x84
 8005122:	2100      	movs	r1, #0
 8005124:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e00f      	b.n	800514a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	69db      	ldr	r3, [r3, #28]
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	4013      	ands	r3, r2
 8005134:	68ba      	ldr	r2, [r7, #8]
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	425a      	negs	r2, r3
 800513a:	4153      	adcs	r3, r2
 800513c:	b2db      	uxtb	r3, r3
 800513e:	001a      	movs	r2, r3
 8005140:	1dfb      	adds	r3, r7, #7
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	429a      	cmp	r2, r3
 8005146:	d09e      	beq.n	8005086 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	0018      	movs	r0, r3
 800514c:	46bd      	mov	sp, r7
 800514e:	b004      	add	sp, #16
 8005150:	bd80      	pop	{r7, pc}
	...

08005154 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08e      	sub	sp, #56	@ 0x38
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800515c:	f3ef 8310 	mrs	r3, PRIMASK
 8005160:	617b      	str	r3, [r7, #20]
  return(result);
 8005162:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005164:	637b      	str	r3, [r7, #52]	@ 0x34
 8005166:	2301      	movs	r3, #1
 8005168:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	f383 8810 	msr	PRIMASK, r3
}
 8005170:	46c0      	nop			@ (mov r8, r8)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4926      	ldr	r1, [pc, #152]	@ (8005218 <UART_EndRxTransfer+0xc4>)
 800517e:	400a      	ands	r2, r1
 8005180:	601a      	str	r2, [r3, #0]
 8005182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005184:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	f383 8810 	msr	PRIMASK, r3
}
 800518c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800518e:	f3ef 8310 	mrs	r3, PRIMASK
 8005192:	623b      	str	r3, [r7, #32]
  return(result);
 8005194:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005196:	633b      	str	r3, [r7, #48]	@ 0x30
 8005198:	2301      	movs	r3, #1
 800519a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800519c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519e:	f383 8810 	msr	PRIMASK, r3
}
 80051a2:	46c0      	nop			@ (mov r8, r8)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689a      	ldr	r2, [r3, #8]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	491b      	ldr	r1, [pc, #108]	@ (800521c <UART_EndRxTransfer+0xc8>)
 80051b0:	400a      	ands	r2, r1
 80051b2:	609a      	str	r2, [r3, #8]
 80051b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ba:	f383 8810 	msr	PRIMASK, r3
}
 80051be:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d118      	bne.n	80051fa <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80051c8:	f3ef 8310 	mrs	r3, PRIMASK
 80051cc:	60bb      	str	r3, [r7, #8]
  return(result);
 80051ce:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051d2:	2301      	movs	r3, #1
 80051d4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f383 8810 	msr	PRIMASK, r3
}
 80051dc:	46c0      	nop			@ (mov r8, r8)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2110      	movs	r1, #16
 80051ea:	438a      	bics	r2, r1
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	f383 8810 	msr	PRIMASK, r3
}
 80051f8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	228c      	movs	r2, #140	@ 0x8c
 80051fe:	2120      	movs	r1, #32
 8005200:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800520e:	46c0      	nop			@ (mov r8, r8)
 8005210:	46bd      	mov	sp, r7
 8005212:	b00e      	add	sp, #56	@ 0x38
 8005214:	bd80      	pop	{r7, pc}
 8005216:	46c0      	nop			@ (mov r8, r8)
 8005218:	fffffedf 	.word	0xfffffedf
 800521c:	effffffe 	.word	0xeffffffe

08005220 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2284      	movs	r2, #132	@ 0x84
 800522c:	5c9b      	ldrb	r3, [r3, r2]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d101      	bne.n	8005236 <HAL_UARTEx_DisableFifoMode+0x16>
 8005232:	2302      	movs	r3, #2
 8005234:	e027      	b.n	8005286 <HAL_UARTEx_DisableFifoMode+0x66>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2284      	movs	r2, #132	@ 0x84
 800523a:	2101      	movs	r1, #1
 800523c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2288      	movs	r2, #136	@ 0x88
 8005242:	2124      	movs	r1, #36	@ 0x24
 8005244:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2101      	movs	r1, #1
 800525a:	438a      	bics	r2, r1
 800525c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	4a0b      	ldr	r2, [pc, #44]	@ (8005290 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005262:	4013      	ands	r3, r2
 8005264:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2288      	movs	r2, #136	@ 0x88
 8005278:	2120      	movs	r1, #32
 800527a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2284      	movs	r2, #132	@ 0x84
 8005280:	2100      	movs	r1, #0
 8005282:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	0018      	movs	r0, r3
 8005288:	46bd      	mov	sp, r7
 800528a:	b004      	add	sp, #16
 800528c:	bd80      	pop	{r7, pc}
 800528e:	46c0      	nop			@ (mov r8, r8)
 8005290:	dfffffff 	.word	0xdfffffff

08005294 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2284      	movs	r2, #132	@ 0x84
 80052a2:	5c9b      	ldrb	r3, [r3, r2]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e02e      	b.n	800530a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2284      	movs	r2, #132	@ 0x84
 80052b0:	2101      	movs	r1, #1
 80052b2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2288      	movs	r2, #136	@ 0x88
 80052b8:	2124      	movs	r1, #36	@ 0x24
 80052ba:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2101      	movs	r1, #1
 80052d0:	438a      	bics	r2, r1
 80052d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	00db      	lsls	r3, r3, #3
 80052dc:	08d9      	lsrs	r1, r3, #3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	0018      	movs	r0, r3
 80052ec:	f000 f854 	bl	8005398 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2288      	movs	r2, #136	@ 0x88
 80052fc:	2120      	movs	r1, #32
 80052fe:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2284      	movs	r2, #132	@ 0x84
 8005304:	2100      	movs	r1, #0
 8005306:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	0018      	movs	r0, r3
 800530c:	46bd      	mov	sp, r7
 800530e:	b004      	add	sp, #16
 8005310:	bd80      	pop	{r7, pc}
	...

08005314 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2284      	movs	r2, #132	@ 0x84
 8005322:	5c9b      	ldrb	r3, [r3, r2]
 8005324:	2b01      	cmp	r3, #1
 8005326:	d101      	bne.n	800532c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005328:	2302      	movs	r3, #2
 800532a:	e02f      	b.n	800538c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2284      	movs	r2, #132	@ 0x84
 8005330:	2101      	movs	r1, #1
 8005332:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2288      	movs	r2, #136	@ 0x88
 8005338:	2124      	movs	r1, #36	@ 0x24
 800533a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2101      	movs	r1, #1
 8005350:	438a      	bics	r2, r1
 8005352:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	4a0e      	ldr	r2, [pc, #56]	@ (8005394 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800535c:	4013      	ands	r3, r2
 800535e:	0019      	movs	r1, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	430a      	orrs	r2, r1
 8005368:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	0018      	movs	r0, r3
 800536e:	f000 f813 	bl	8005398 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2288      	movs	r2, #136	@ 0x88
 800537e:	2120      	movs	r1, #32
 8005380:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2284      	movs	r2, #132	@ 0x84
 8005386:	2100      	movs	r1, #0
 8005388:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	0018      	movs	r0, r3
 800538e:	46bd      	mov	sp, r7
 8005390:	b004      	add	sp, #16
 8005392:	bd80      	pop	{r7, pc}
 8005394:	f1ffffff 	.word	0xf1ffffff

08005398 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800539a:	b085      	sub	sp, #20
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d108      	bne.n	80053ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	226a      	movs	r2, #106	@ 0x6a
 80053ac:	2101      	movs	r1, #1
 80053ae:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2268      	movs	r2, #104	@ 0x68
 80053b4:	2101      	movs	r1, #1
 80053b6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053b8:	e043      	b.n	8005442 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053ba:	260f      	movs	r6, #15
 80053bc:	19bb      	adds	r3, r7, r6
 80053be:	2208      	movs	r2, #8
 80053c0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053c2:	200e      	movs	r0, #14
 80053c4:	183b      	adds	r3, r7, r0
 80053c6:	2208      	movs	r2, #8
 80053c8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	0e5b      	lsrs	r3, r3, #25
 80053d2:	b2da      	uxtb	r2, r3
 80053d4:	240d      	movs	r4, #13
 80053d6:	193b      	adds	r3, r7, r4
 80053d8:	2107      	movs	r1, #7
 80053da:	400a      	ands	r2, r1
 80053dc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	0f5b      	lsrs	r3, r3, #29
 80053e6:	b2da      	uxtb	r2, r3
 80053e8:	250c      	movs	r5, #12
 80053ea:	197b      	adds	r3, r7, r5
 80053ec:	2107      	movs	r1, #7
 80053ee:	400a      	ands	r2, r1
 80053f0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053f2:	183b      	adds	r3, r7, r0
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	197a      	adds	r2, r7, r5
 80053f8:	7812      	ldrb	r2, [r2, #0]
 80053fa:	4914      	ldr	r1, [pc, #80]	@ (800544c <UARTEx_SetNbDataToProcess+0xb4>)
 80053fc:	5c8a      	ldrb	r2, [r1, r2]
 80053fe:	435a      	muls	r2, r3
 8005400:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005402:	197b      	adds	r3, r7, r5
 8005404:	781b      	ldrb	r3, [r3, #0]
 8005406:	4a12      	ldr	r2, [pc, #72]	@ (8005450 <UARTEx_SetNbDataToProcess+0xb8>)
 8005408:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800540a:	0019      	movs	r1, r3
 800540c:	f7fa ff18 	bl	8000240 <__divsi3>
 8005410:	0003      	movs	r3, r0
 8005412:	b299      	uxth	r1, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	226a      	movs	r2, #106	@ 0x6a
 8005418:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800541a:	19bb      	adds	r3, r7, r6
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	193a      	adds	r2, r7, r4
 8005420:	7812      	ldrb	r2, [r2, #0]
 8005422:	490a      	ldr	r1, [pc, #40]	@ (800544c <UARTEx_SetNbDataToProcess+0xb4>)
 8005424:	5c8a      	ldrb	r2, [r1, r2]
 8005426:	435a      	muls	r2, r3
 8005428:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800542a:	193b      	adds	r3, r7, r4
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	4a08      	ldr	r2, [pc, #32]	@ (8005450 <UARTEx_SetNbDataToProcess+0xb8>)
 8005430:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005432:	0019      	movs	r1, r3
 8005434:	f7fa ff04 	bl	8000240 <__divsi3>
 8005438:	0003      	movs	r3, r0
 800543a:	b299      	uxth	r1, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2268      	movs	r2, #104	@ 0x68
 8005440:	5299      	strh	r1, [r3, r2]
}
 8005442:	46c0      	nop			@ (mov r8, r8)
 8005444:	46bd      	mov	sp, r7
 8005446:	b005      	add	sp, #20
 8005448:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800544a:	46c0      	nop			@ (mov r8, r8)
 800544c:	08005f6c 	.word	0x08005f6c
 8005450:	08005f74 	.word	0x08005f74

08005454 <_vsniprintf_r>:
 8005454:	b530      	push	{r4, r5, lr}
 8005456:	0005      	movs	r5, r0
 8005458:	0014      	movs	r4, r2
 800545a:	0008      	movs	r0, r1
 800545c:	001a      	movs	r2, r3
 800545e:	b09b      	sub	sp, #108	@ 0x6c
 8005460:	2c00      	cmp	r4, #0
 8005462:	da05      	bge.n	8005470 <_vsniprintf_r+0x1c>
 8005464:	238b      	movs	r3, #139	@ 0x8b
 8005466:	2001      	movs	r0, #1
 8005468:	602b      	str	r3, [r5, #0]
 800546a:	4240      	negs	r0, r0
 800546c:	b01b      	add	sp, #108	@ 0x6c
 800546e:	bd30      	pop	{r4, r5, pc}
 8005470:	2382      	movs	r3, #130	@ 0x82
 8005472:	4669      	mov	r1, sp
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	818b      	strh	r3, [r1, #12]
 8005478:	2100      	movs	r1, #0
 800547a:	9000      	str	r0, [sp, #0]
 800547c:	9119      	str	r1, [sp, #100]	@ 0x64
 800547e:	9004      	str	r0, [sp, #16]
 8005480:	428c      	cmp	r4, r1
 8005482:	d000      	beq.n	8005486 <_vsniprintf_r+0x32>
 8005484:	1e61      	subs	r1, r4, #1
 8005486:	2301      	movs	r3, #1
 8005488:	9102      	str	r1, [sp, #8]
 800548a:	9105      	str	r1, [sp, #20]
 800548c:	4669      	mov	r1, sp
 800548e:	425b      	negs	r3, r3
 8005490:	81cb      	strh	r3, [r1, #14]
 8005492:	0028      	movs	r0, r5
 8005494:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005496:	f000 f9a7 	bl	80057e8 <_svfiprintf_r>
 800549a:	1c43      	adds	r3, r0, #1
 800549c:	da01      	bge.n	80054a2 <_vsniprintf_r+0x4e>
 800549e:	238b      	movs	r3, #139	@ 0x8b
 80054a0:	602b      	str	r3, [r5, #0]
 80054a2:	2c00      	cmp	r4, #0
 80054a4:	d0e2      	beq.n	800546c <_vsniprintf_r+0x18>
 80054a6:	2200      	movs	r2, #0
 80054a8:	9b00      	ldr	r3, [sp, #0]
 80054aa:	701a      	strb	r2, [r3, #0]
 80054ac:	e7de      	b.n	800546c <_vsniprintf_r+0x18>
	...

080054b0 <vsniprintf>:
 80054b0:	b513      	push	{r0, r1, r4, lr}
 80054b2:	4c04      	ldr	r4, [pc, #16]	@ (80054c4 <vsniprintf+0x14>)
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	0013      	movs	r3, r2
 80054b8:	000a      	movs	r2, r1
 80054ba:	0001      	movs	r1, r0
 80054bc:	6820      	ldr	r0, [r4, #0]
 80054be:	f7ff ffc9 	bl	8005454 <_vsniprintf_r>
 80054c2:	bd16      	pop	{r1, r2, r4, pc}
 80054c4:	20000020 	.word	0x20000020

080054c8 <memset>:
 80054c8:	0003      	movs	r3, r0
 80054ca:	1882      	adds	r2, r0, r2
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d100      	bne.n	80054d2 <memset+0xa>
 80054d0:	4770      	bx	lr
 80054d2:	7019      	strb	r1, [r3, #0]
 80054d4:	3301      	adds	r3, #1
 80054d6:	e7f9      	b.n	80054cc <memset+0x4>

080054d8 <__errno>:
 80054d8:	4b01      	ldr	r3, [pc, #4]	@ (80054e0 <__errno+0x8>)
 80054da:	6818      	ldr	r0, [r3, #0]
 80054dc:	4770      	bx	lr
 80054de:	46c0      	nop			@ (mov r8, r8)
 80054e0:	20000020 	.word	0x20000020

080054e4 <__libc_init_array>:
 80054e4:	b570      	push	{r4, r5, r6, lr}
 80054e6:	2600      	movs	r6, #0
 80054e8:	4c0c      	ldr	r4, [pc, #48]	@ (800551c <__libc_init_array+0x38>)
 80054ea:	4d0d      	ldr	r5, [pc, #52]	@ (8005520 <__libc_init_array+0x3c>)
 80054ec:	1b64      	subs	r4, r4, r5
 80054ee:	10a4      	asrs	r4, r4, #2
 80054f0:	42a6      	cmp	r6, r4
 80054f2:	d109      	bne.n	8005508 <__libc_init_array+0x24>
 80054f4:	2600      	movs	r6, #0
 80054f6:	f000 fc61 	bl	8005dbc <_init>
 80054fa:	4c0a      	ldr	r4, [pc, #40]	@ (8005524 <__libc_init_array+0x40>)
 80054fc:	4d0a      	ldr	r5, [pc, #40]	@ (8005528 <__libc_init_array+0x44>)
 80054fe:	1b64      	subs	r4, r4, r5
 8005500:	10a4      	asrs	r4, r4, #2
 8005502:	42a6      	cmp	r6, r4
 8005504:	d105      	bne.n	8005512 <__libc_init_array+0x2e>
 8005506:	bd70      	pop	{r4, r5, r6, pc}
 8005508:	00b3      	lsls	r3, r6, #2
 800550a:	58eb      	ldr	r3, [r5, r3]
 800550c:	4798      	blx	r3
 800550e:	3601      	adds	r6, #1
 8005510:	e7ee      	b.n	80054f0 <__libc_init_array+0xc>
 8005512:	00b3      	lsls	r3, r6, #2
 8005514:	58eb      	ldr	r3, [r5, r3]
 8005516:	4798      	blx	r3
 8005518:	3601      	adds	r6, #1
 800551a:	e7f2      	b.n	8005502 <__libc_init_array+0x1e>
 800551c:	08005fb8 	.word	0x08005fb8
 8005520:	08005fb8 	.word	0x08005fb8
 8005524:	08005fbc 	.word	0x08005fbc
 8005528:	08005fb8 	.word	0x08005fb8

0800552c <__retarget_lock_acquire_recursive>:
 800552c:	4770      	bx	lr

0800552e <__retarget_lock_release_recursive>:
 800552e:	4770      	bx	lr

08005530 <_free_r>:
 8005530:	b570      	push	{r4, r5, r6, lr}
 8005532:	0005      	movs	r5, r0
 8005534:	1e0c      	subs	r4, r1, #0
 8005536:	d010      	beq.n	800555a <_free_r+0x2a>
 8005538:	3c04      	subs	r4, #4
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	da00      	bge.n	8005542 <_free_r+0x12>
 8005540:	18e4      	adds	r4, r4, r3
 8005542:	0028      	movs	r0, r5
 8005544:	f000 f8e0 	bl	8005708 <__malloc_lock>
 8005548:	4a1d      	ldr	r2, [pc, #116]	@ (80055c0 <_free_r+0x90>)
 800554a:	6813      	ldr	r3, [r2, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d105      	bne.n	800555c <_free_r+0x2c>
 8005550:	6063      	str	r3, [r4, #4]
 8005552:	6014      	str	r4, [r2, #0]
 8005554:	0028      	movs	r0, r5
 8005556:	f000 f8df 	bl	8005718 <__malloc_unlock>
 800555a:	bd70      	pop	{r4, r5, r6, pc}
 800555c:	42a3      	cmp	r3, r4
 800555e:	d908      	bls.n	8005572 <_free_r+0x42>
 8005560:	6820      	ldr	r0, [r4, #0]
 8005562:	1821      	adds	r1, r4, r0
 8005564:	428b      	cmp	r3, r1
 8005566:	d1f3      	bne.n	8005550 <_free_r+0x20>
 8005568:	6819      	ldr	r1, [r3, #0]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	1809      	adds	r1, r1, r0
 800556e:	6021      	str	r1, [r4, #0]
 8005570:	e7ee      	b.n	8005550 <_free_r+0x20>
 8005572:	001a      	movs	r2, r3
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <_free_r+0x4e>
 800557a:	42a3      	cmp	r3, r4
 800557c:	d9f9      	bls.n	8005572 <_free_r+0x42>
 800557e:	6811      	ldr	r1, [r2, #0]
 8005580:	1850      	adds	r0, r2, r1
 8005582:	42a0      	cmp	r0, r4
 8005584:	d10b      	bne.n	800559e <_free_r+0x6e>
 8005586:	6820      	ldr	r0, [r4, #0]
 8005588:	1809      	adds	r1, r1, r0
 800558a:	1850      	adds	r0, r2, r1
 800558c:	6011      	str	r1, [r2, #0]
 800558e:	4283      	cmp	r3, r0
 8005590:	d1e0      	bne.n	8005554 <_free_r+0x24>
 8005592:	6818      	ldr	r0, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	1841      	adds	r1, r0, r1
 8005598:	6011      	str	r1, [r2, #0]
 800559a:	6053      	str	r3, [r2, #4]
 800559c:	e7da      	b.n	8005554 <_free_r+0x24>
 800559e:	42a0      	cmp	r0, r4
 80055a0:	d902      	bls.n	80055a8 <_free_r+0x78>
 80055a2:	230c      	movs	r3, #12
 80055a4:	602b      	str	r3, [r5, #0]
 80055a6:	e7d5      	b.n	8005554 <_free_r+0x24>
 80055a8:	6820      	ldr	r0, [r4, #0]
 80055aa:	1821      	adds	r1, r4, r0
 80055ac:	428b      	cmp	r3, r1
 80055ae:	d103      	bne.n	80055b8 <_free_r+0x88>
 80055b0:	6819      	ldr	r1, [r3, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	1809      	adds	r1, r1, r0
 80055b6:	6021      	str	r1, [r4, #0]
 80055b8:	6063      	str	r3, [r4, #4]
 80055ba:	6054      	str	r4, [r2, #4]
 80055bc:	e7ca      	b.n	8005554 <_free_r+0x24>
 80055be:	46c0      	nop			@ (mov r8, r8)
 80055c0:	2000037c 	.word	0x2000037c

080055c4 <sbrk_aligned>:
 80055c4:	b570      	push	{r4, r5, r6, lr}
 80055c6:	4e0f      	ldr	r6, [pc, #60]	@ (8005604 <sbrk_aligned+0x40>)
 80055c8:	000d      	movs	r5, r1
 80055ca:	6831      	ldr	r1, [r6, #0]
 80055cc:	0004      	movs	r4, r0
 80055ce:	2900      	cmp	r1, #0
 80055d0:	d102      	bne.n	80055d8 <sbrk_aligned+0x14>
 80055d2:	f000 fb95 	bl	8005d00 <_sbrk_r>
 80055d6:	6030      	str	r0, [r6, #0]
 80055d8:	0029      	movs	r1, r5
 80055da:	0020      	movs	r0, r4
 80055dc:	f000 fb90 	bl	8005d00 <_sbrk_r>
 80055e0:	1c43      	adds	r3, r0, #1
 80055e2:	d103      	bne.n	80055ec <sbrk_aligned+0x28>
 80055e4:	2501      	movs	r5, #1
 80055e6:	426d      	negs	r5, r5
 80055e8:	0028      	movs	r0, r5
 80055ea:	bd70      	pop	{r4, r5, r6, pc}
 80055ec:	2303      	movs	r3, #3
 80055ee:	1cc5      	adds	r5, r0, #3
 80055f0:	439d      	bics	r5, r3
 80055f2:	42a8      	cmp	r0, r5
 80055f4:	d0f8      	beq.n	80055e8 <sbrk_aligned+0x24>
 80055f6:	1a29      	subs	r1, r5, r0
 80055f8:	0020      	movs	r0, r4
 80055fa:	f000 fb81 	bl	8005d00 <_sbrk_r>
 80055fe:	3001      	adds	r0, #1
 8005600:	d1f2      	bne.n	80055e8 <sbrk_aligned+0x24>
 8005602:	e7ef      	b.n	80055e4 <sbrk_aligned+0x20>
 8005604:	20000378 	.word	0x20000378

08005608 <_malloc_r>:
 8005608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800560a:	2203      	movs	r2, #3
 800560c:	1ccb      	adds	r3, r1, #3
 800560e:	4393      	bics	r3, r2
 8005610:	3308      	adds	r3, #8
 8005612:	0005      	movs	r5, r0
 8005614:	001f      	movs	r7, r3
 8005616:	2b0c      	cmp	r3, #12
 8005618:	d234      	bcs.n	8005684 <_malloc_r+0x7c>
 800561a:	270c      	movs	r7, #12
 800561c:	42b9      	cmp	r1, r7
 800561e:	d833      	bhi.n	8005688 <_malloc_r+0x80>
 8005620:	0028      	movs	r0, r5
 8005622:	f000 f871 	bl	8005708 <__malloc_lock>
 8005626:	4e37      	ldr	r6, [pc, #220]	@ (8005704 <_malloc_r+0xfc>)
 8005628:	6833      	ldr	r3, [r6, #0]
 800562a:	001c      	movs	r4, r3
 800562c:	2c00      	cmp	r4, #0
 800562e:	d12f      	bne.n	8005690 <_malloc_r+0x88>
 8005630:	0039      	movs	r1, r7
 8005632:	0028      	movs	r0, r5
 8005634:	f7ff ffc6 	bl	80055c4 <sbrk_aligned>
 8005638:	0004      	movs	r4, r0
 800563a:	1c43      	adds	r3, r0, #1
 800563c:	d15f      	bne.n	80056fe <_malloc_r+0xf6>
 800563e:	6834      	ldr	r4, [r6, #0]
 8005640:	9400      	str	r4, [sp, #0]
 8005642:	9b00      	ldr	r3, [sp, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d14a      	bne.n	80056de <_malloc_r+0xd6>
 8005648:	2c00      	cmp	r4, #0
 800564a:	d052      	beq.n	80056f2 <_malloc_r+0xea>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	0028      	movs	r0, r5
 8005650:	18e3      	adds	r3, r4, r3
 8005652:	9900      	ldr	r1, [sp, #0]
 8005654:	9301      	str	r3, [sp, #4]
 8005656:	f000 fb53 	bl	8005d00 <_sbrk_r>
 800565a:	9b01      	ldr	r3, [sp, #4]
 800565c:	4283      	cmp	r3, r0
 800565e:	d148      	bne.n	80056f2 <_malloc_r+0xea>
 8005660:	6823      	ldr	r3, [r4, #0]
 8005662:	0028      	movs	r0, r5
 8005664:	1aff      	subs	r7, r7, r3
 8005666:	0039      	movs	r1, r7
 8005668:	f7ff ffac 	bl	80055c4 <sbrk_aligned>
 800566c:	3001      	adds	r0, #1
 800566e:	d040      	beq.n	80056f2 <_malloc_r+0xea>
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	19db      	adds	r3, r3, r7
 8005674:	6023      	str	r3, [r4, #0]
 8005676:	6833      	ldr	r3, [r6, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	2a00      	cmp	r2, #0
 800567c:	d133      	bne.n	80056e6 <_malloc_r+0xde>
 800567e:	9b00      	ldr	r3, [sp, #0]
 8005680:	6033      	str	r3, [r6, #0]
 8005682:	e019      	b.n	80056b8 <_malloc_r+0xb0>
 8005684:	2b00      	cmp	r3, #0
 8005686:	dac9      	bge.n	800561c <_malloc_r+0x14>
 8005688:	230c      	movs	r3, #12
 800568a:	602b      	str	r3, [r5, #0]
 800568c:	2000      	movs	r0, #0
 800568e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005690:	6821      	ldr	r1, [r4, #0]
 8005692:	1bc9      	subs	r1, r1, r7
 8005694:	d420      	bmi.n	80056d8 <_malloc_r+0xd0>
 8005696:	290b      	cmp	r1, #11
 8005698:	d90a      	bls.n	80056b0 <_malloc_r+0xa8>
 800569a:	19e2      	adds	r2, r4, r7
 800569c:	6027      	str	r7, [r4, #0]
 800569e:	42a3      	cmp	r3, r4
 80056a0:	d104      	bne.n	80056ac <_malloc_r+0xa4>
 80056a2:	6032      	str	r2, [r6, #0]
 80056a4:	6863      	ldr	r3, [r4, #4]
 80056a6:	6011      	str	r1, [r2, #0]
 80056a8:	6053      	str	r3, [r2, #4]
 80056aa:	e005      	b.n	80056b8 <_malloc_r+0xb0>
 80056ac:	605a      	str	r2, [r3, #4]
 80056ae:	e7f9      	b.n	80056a4 <_malloc_r+0x9c>
 80056b0:	6862      	ldr	r2, [r4, #4]
 80056b2:	42a3      	cmp	r3, r4
 80056b4:	d10e      	bne.n	80056d4 <_malloc_r+0xcc>
 80056b6:	6032      	str	r2, [r6, #0]
 80056b8:	0028      	movs	r0, r5
 80056ba:	f000 f82d 	bl	8005718 <__malloc_unlock>
 80056be:	0020      	movs	r0, r4
 80056c0:	2207      	movs	r2, #7
 80056c2:	300b      	adds	r0, #11
 80056c4:	1d23      	adds	r3, r4, #4
 80056c6:	4390      	bics	r0, r2
 80056c8:	1ac2      	subs	r2, r0, r3
 80056ca:	4298      	cmp	r0, r3
 80056cc:	d0df      	beq.n	800568e <_malloc_r+0x86>
 80056ce:	1a1b      	subs	r3, r3, r0
 80056d0:	50a3      	str	r3, [r4, r2]
 80056d2:	e7dc      	b.n	800568e <_malloc_r+0x86>
 80056d4:	605a      	str	r2, [r3, #4]
 80056d6:	e7ef      	b.n	80056b8 <_malloc_r+0xb0>
 80056d8:	0023      	movs	r3, r4
 80056da:	6864      	ldr	r4, [r4, #4]
 80056dc:	e7a6      	b.n	800562c <_malloc_r+0x24>
 80056de:	9c00      	ldr	r4, [sp, #0]
 80056e0:	6863      	ldr	r3, [r4, #4]
 80056e2:	9300      	str	r3, [sp, #0]
 80056e4:	e7ad      	b.n	8005642 <_malloc_r+0x3a>
 80056e6:	001a      	movs	r2, r3
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	42a3      	cmp	r3, r4
 80056ec:	d1fb      	bne.n	80056e6 <_malloc_r+0xde>
 80056ee:	2300      	movs	r3, #0
 80056f0:	e7da      	b.n	80056a8 <_malloc_r+0xa0>
 80056f2:	230c      	movs	r3, #12
 80056f4:	0028      	movs	r0, r5
 80056f6:	602b      	str	r3, [r5, #0]
 80056f8:	f000 f80e 	bl	8005718 <__malloc_unlock>
 80056fc:	e7c6      	b.n	800568c <_malloc_r+0x84>
 80056fe:	6007      	str	r7, [r0, #0]
 8005700:	e7da      	b.n	80056b8 <_malloc_r+0xb0>
 8005702:	46c0      	nop			@ (mov r8, r8)
 8005704:	2000037c 	.word	0x2000037c

08005708 <__malloc_lock>:
 8005708:	b510      	push	{r4, lr}
 800570a:	4802      	ldr	r0, [pc, #8]	@ (8005714 <__malloc_lock+0xc>)
 800570c:	f7ff ff0e 	bl	800552c <__retarget_lock_acquire_recursive>
 8005710:	bd10      	pop	{r4, pc}
 8005712:	46c0      	nop			@ (mov r8, r8)
 8005714:	20000374 	.word	0x20000374

08005718 <__malloc_unlock>:
 8005718:	b510      	push	{r4, lr}
 800571a:	4802      	ldr	r0, [pc, #8]	@ (8005724 <__malloc_unlock+0xc>)
 800571c:	f7ff ff07 	bl	800552e <__retarget_lock_release_recursive>
 8005720:	bd10      	pop	{r4, pc}
 8005722:	46c0      	nop			@ (mov r8, r8)
 8005724:	20000374 	.word	0x20000374

08005728 <__ssputs_r>:
 8005728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800572a:	688e      	ldr	r6, [r1, #8]
 800572c:	b085      	sub	sp, #20
 800572e:	001f      	movs	r7, r3
 8005730:	000c      	movs	r4, r1
 8005732:	680b      	ldr	r3, [r1, #0]
 8005734:	9002      	str	r0, [sp, #8]
 8005736:	9203      	str	r2, [sp, #12]
 8005738:	42be      	cmp	r6, r7
 800573a:	d830      	bhi.n	800579e <__ssputs_r+0x76>
 800573c:	210c      	movs	r1, #12
 800573e:	5e62      	ldrsh	r2, [r4, r1]
 8005740:	2190      	movs	r1, #144	@ 0x90
 8005742:	00c9      	lsls	r1, r1, #3
 8005744:	420a      	tst	r2, r1
 8005746:	d028      	beq.n	800579a <__ssputs_r+0x72>
 8005748:	2003      	movs	r0, #3
 800574a:	6921      	ldr	r1, [r4, #16]
 800574c:	1a5b      	subs	r3, r3, r1
 800574e:	9301      	str	r3, [sp, #4]
 8005750:	6963      	ldr	r3, [r4, #20]
 8005752:	4343      	muls	r3, r0
 8005754:	9801      	ldr	r0, [sp, #4]
 8005756:	0fdd      	lsrs	r5, r3, #31
 8005758:	18ed      	adds	r5, r5, r3
 800575a:	1c7b      	adds	r3, r7, #1
 800575c:	181b      	adds	r3, r3, r0
 800575e:	106d      	asrs	r5, r5, #1
 8005760:	42ab      	cmp	r3, r5
 8005762:	d900      	bls.n	8005766 <__ssputs_r+0x3e>
 8005764:	001d      	movs	r5, r3
 8005766:	0552      	lsls	r2, r2, #21
 8005768:	d528      	bpl.n	80057bc <__ssputs_r+0x94>
 800576a:	0029      	movs	r1, r5
 800576c:	9802      	ldr	r0, [sp, #8]
 800576e:	f7ff ff4b 	bl	8005608 <_malloc_r>
 8005772:	1e06      	subs	r6, r0, #0
 8005774:	d02c      	beq.n	80057d0 <__ssputs_r+0xa8>
 8005776:	9a01      	ldr	r2, [sp, #4]
 8005778:	6921      	ldr	r1, [r4, #16]
 800577a:	f000 fade 	bl	8005d3a <memcpy>
 800577e:	89a2      	ldrh	r2, [r4, #12]
 8005780:	4b18      	ldr	r3, [pc, #96]	@ (80057e4 <__ssputs_r+0xbc>)
 8005782:	401a      	ands	r2, r3
 8005784:	2380      	movs	r3, #128	@ 0x80
 8005786:	4313      	orrs	r3, r2
 8005788:	81a3      	strh	r3, [r4, #12]
 800578a:	9b01      	ldr	r3, [sp, #4]
 800578c:	6126      	str	r6, [r4, #16]
 800578e:	18f6      	adds	r6, r6, r3
 8005790:	6026      	str	r6, [r4, #0]
 8005792:	003e      	movs	r6, r7
 8005794:	6165      	str	r5, [r4, #20]
 8005796:	1aed      	subs	r5, r5, r3
 8005798:	60a5      	str	r5, [r4, #8]
 800579a:	42be      	cmp	r6, r7
 800579c:	d900      	bls.n	80057a0 <__ssputs_r+0x78>
 800579e:	003e      	movs	r6, r7
 80057a0:	0032      	movs	r2, r6
 80057a2:	9903      	ldr	r1, [sp, #12]
 80057a4:	6820      	ldr	r0, [r4, #0]
 80057a6:	f000 fa99 	bl	8005cdc <memmove>
 80057aa:	2000      	movs	r0, #0
 80057ac:	68a3      	ldr	r3, [r4, #8]
 80057ae:	1b9b      	subs	r3, r3, r6
 80057b0:	60a3      	str	r3, [r4, #8]
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	199b      	adds	r3, r3, r6
 80057b6:	6023      	str	r3, [r4, #0]
 80057b8:	b005      	add	sp, #20
 80057ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057bc:	002a      	movs	r2, r5
 80057be:	9802      	ldr	r0, [sp, #8]
 80057c0:	f000 fac4 	bl	8005d4c <_realloc_r>
 80057c4:	1e06      	subs	r6, r0, #0
 80057c6:	d1e0      	bne.n	800578a <__ssputs_r+0x62>
 80057c8:	6921      	ldr	r1, [r4, #16]
 80057ca:	9802      	ldr	r0, [sp, #8]
 80057cc:	f7ff feb0 	bl	8005530 <_free_r>
 80057d0:	230c      	movs	r3, #12
 80057d2:	2001      	movs	r0, #1
 80057d4:	9a02      	ldr	r2, [sp, #8]
 80057d6:	4240      	negs	r0, r0
 80057d8:	6013      	str	r3, [r2, #0]
 80057da:	89a2      	ldrh	r2, [r4, #12]
 80057dc:	3334      	adds	r3, #52	@ 0x34
 80057de:	4313      	orrs	r3, r2
 80057e0:	81a3      	strh	r3, [r4, #12]
 80057e2:	e7e9      	b.n	80057b8 <__ssputs_r+0x90>
 80057e4:	fffffb7f 	.word	0xfffffb7f

080057e8 <_svfiprintf_r>:
 80057e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ea:	b0a1      	sub	sp, #132	@ 0x84
 80057ec:	9003      	str	r0, [sp, #12]
 80057ee:	001d      	movs	r5, r3
 80057f0:	898b      	ldrh	r3, [r1, #12]
 80057f2:	000f      	movs	r7, r1
 80057f4:	0016      	movs	r6, r2
 80057f6:	061b      	lsls	r3, r3, #24
 80057f8:	d511      	bpl.n	800581e <_svfiprintf_r+0x36>
 80057fa:	690b      	ldr	r3, [r1, #16]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d10e      	bne.n	800581e <_svfiprintf_r+0x36>
 8005800:	2140      	movs	r1, #64	@ 0x40
 8005802:	f7ff ff01 	bl	8005608 <_malloc_r>
 8005806:	6038      	str	r0, [r7, #0]
 8005808:	6138      	str	r0, [r7, #16]
 800580a:	2800      	cmp	r0, #0
 800580c:	d105      	bne.n	800581a <_svfiprintf_r+0x32>
 800580e:	230c      	movs	r3, #12
 8005810:	9a03      	ldr	r2, [sp, #12]
 8005812:	6013      	str	r3, [r2, #0]
 8005814:	2001      	movs	r0, #1
 8005816:	4240      	negs	r0, r0
 8005818:	e0cf      	b.n	80059ba <_svfiprintf_r+0x1d2>
 800581a:	2340      	movs	r3, #64	@ 0x40
 800581c:	617b      	str	r3, [r7, #20]
 800581e:	2300      	movs	r3, #0
 8005820:	ac08      	add	r4, sp, #32
 8005822:	6163      	str	r3, [r4, #20]
 8005824:	3320      	adds	r3, #32
 8005826:	7663      	strb	r3, [r4, #25]
 8005828:	3310      	adds	r3, #16
 800582a:	76a3      	strb	r3, [r4, #26]
 800582c:	9507      	str	r5, [sp, #28]
 800582e:	0035      	movs	r5, r6
 8005830:	782b      	ldrb	r3, [r5, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <_svfiprintf_r+0x52>
 8005836:	2b25      	cmp	r3, #37	@ 0x25
 8005838:	d148      	bne.n	80058cc <_svfiprintf_r+0xe4>
 800583a:	1bab      	subs	r3, r5, r6
 800583c:	9305      	str	r3, [sp, #20]
 800583e:	42b5      	cmp	r5, r6
 8005840:	d00b      	beq.n	800585a <_svfiprintf_r+0x72>
 8005842:	0032      	movs	r2, r6
 8005844:	0039      	movs	r1, r7
 8005846:	9803      	ldr	r0, [sp, #12]
 8005848:	f7ff ff6e 	bl	8005728 <__ssputs_r>
 800584c:	3001      	adds	r0, #1
 800584e:	d100      	bne.n	8005852 <_svfiprintf_r+0x6a>
 8005850:	e0ae      	b.n	80059b0 <_svfiprintf_r+0x1c8>
 8005852:	6963      	ldr	r3, [r4, #20]
 8005854:	9a05      	ldr	r2, [sp, #20]
 8005856:	189b      	adds	r3, r3, r2
 8005858:	6163      	str	r3, [r4, #20]
 800585a:	782b      	ldrb	r3, [r5, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d100      	bne.n	8005862 <_svfiprintf_r+0x7a>
 8005860:	e0a6      	b.n	80059b0 <_svfiprintf_r+0x1c8>
 8005862:	2201      	movs	r2, #1
 8005864:	2300      	movs	r3, #0
 8005866:	4252      	negs	r2, r2
 8005868:	6062      	str	r2, [r4, #4]
 800586a:	a904      	add	r1, sp, #16
 800586c:	3254      	adds	r2, #84	@ 0x54
 800586e:	1852      	adds	r2, r2, r1
 8005870:	1c6e      	adds	r6, r5, #1
 8005872:	6023      	str	r3, [r4, #0]
 8005874:	60e3      	str	r3, [r4, #12]
 8005876:	60a3      	str	r3, [r4, #8]
 8005878:	7013      	strb	r3, [r2, #0]
 800587a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800587c:	4b54      	ldr	r3, [pc, #336]	@ (80059d0 <_svfiprintf_r+0x1e8>)
 800587e:	2205      	movs	r2, #5
 8005880:	0018      	movs	r0, r3
 8005882:	7831      	ldrb	r1, [r6, #0]
 8005884:	9305      	str	r3, [sp, #20]
 8005886:	f000 fa4d 	bl	8005d24 <memchr>
 800588a:	1c75      	adds	r5, r6, #1
 800588c:	2800      	cmp	r0, #0
 800588e:	d11f      	bne.n	80058d0 <_svfiprintf_r+0xe8>
 8005890:	6822      	ldr	r2, [r4, #0]
 8005892:	06d3      	lsls	r3, r2, #27
 8005894:	d504      	bpl.n	80058a0 <_svfiprintf_r+0xb8>
 8005896:	2353      	movs	r3, #83	@ 0x53
 8005898:	a904      	add	r1, sp, #16
 800589a:	185b      	adds	r3, r3, r1
 800589c:	2120      	movs	r1, #32
 800589e:	7019      	strb	r1, [r3, #0]
 80058a0:	0713      	lsls	r3, r2, #28
 80058a2:	d504      	bpl.n	80058ae <_svfiprintf_r+0xc6>
 80058a4:	2353      	movs	r3, #83	@ 0x53
 80058a6:	a904      	add	r1, sp, #16
 80058a8:	185b      	adds	r3, r3, r1
 80058aa:	212b      	movs	r1, #43	@ 0x2b
 80058ac:	7019      	strb	r1, [r3, #0]
 80058ae:	7833      	ldrb	r3, [r6, #0]
 80058b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80058b2:	d016      	beq.n	80058e2 <_svfiprintf_r+0xfa>
 80058b4:	0035      	movs	r5, r6
 80058b6:	2100      	movs	r1, #0
 80058b8:	200a      	movs	r0, #10
 80058ba:	68e3      	ldr	r3, [r4, #12]
 80058bc:	782a      	ldrb	r2, [r5, #0]
 80058be:	1c6e      	adds	r6, r5, #1
 80058c0:	3a30      	subs	r2, #48	@ 0x30
 80058c2:	2a09      	cmp	r2, #9
 80058c4:	d950      	bls.n	8005968 <_svfiprintf_r+0x180>
 80058c6:	2900      	cmp	r1, #0
 80058c8:	d111      	bne.n	80058ee <_svfiprintf_r+0x106>
 80058ca:	e017      	b.n	80058fc <_svfiprintf_r+0x114>
 80058cc:	3501      	adds	r5, #1
 80058ce:	e7af      	b.n	8005830 <_svfiprintf_r+0x48>
 80058d0:	9b05      	ldr	r3, [sp, #20]
 80058d2:	6822      	ldr	r2, [r4, #0]
 80058d4:	1ac0      	subs	r0, r0, r3
 80058d6:	2301      	movs	r3, #1
 80058d8:	4083      	lsls	r3, r0
 80058da:	4313      	orrs	r3, r2
 80058dc:	002e      	movs	r6, r5
 80058de:	6023      	str	r3, [r4, #0]
 80058e0:	e7cc      	b.n	800587c <_svfiprintf_r+0x94>
 80058e2:	9b07      	ldr	r3, [sp, #28]
 80058e4:	1d19      	adds	r1, r3, #4
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	9107      	str	r1, [sp, #28]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	db01      	blt.n	80058f2 <_svfiprintf_r+0x10a>
 80058ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058f0:	e004      	b.n	80058fc <_svfiprintf_r+0x114>
 80058f2:	425b      	negs	r3, r3
 80058f4:	60e3      	str	r3, [r4, #12]
 80058f6:	2302      	movs	r3, #2
 80058f8:	4313      	orrs	r3, r2
 80058fa:	6023      	str	r3, [r4, #0]
 80058fc:	782b      	ldrb	r3, [r5, #0]
 80058fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8005900:	d10c      	bne.n	800591c <_svfiprintf_r+0x134>
 8005902:	786b      	ldrb	r3, [r5, #1]
 8005904:	2b2a      	cmp	r3, #42	@ 0x2a
 8005906:	d134      	bne.n	8005972 <_svfiprintf_r+0x18a>
 8005908:	9b07      	ldr	r3, [sp, #28]
 800590a:	3502      	adds	r5, #2
 800590c:	1d1a      	adds	r2, r3, #4
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	9207      	str	r2, [sp, #28]
 8005912:	2b00      	cmp	r3, #0
 8005914:	da01      	bge.n	800591a <_svfiprintf_r+0x132>
 8005916:	2301      	movs	r3, #1
 8005918:	425b      	negs	r3, r3
 800591a:	9309      	str	r3, [sp, #36]	@ 0x24
 800591c:	4e2d      	ldr	r6, [pc, #180]	@ (80059d4 <_svfiprintf_r+0x1ec>)
 800591e:	2203      	movs	r2, #3
 8005920:	0030      	movs	r0, r6
 8005922:	7829      	ldrb	r1, [r5, #0]
 8005924:	f000 f9fe 	bl	8005d24 <memchr>
 8005928:	2800      	cmp	r0, #0
 800592a:	d006      	beq.n	800593a <_svfiprintf_r+0x152>
 800592c:	2340      	movs	r3, #64	@ 0x40
 800592e:	1b80      	subs	r0, r0, r6
 8005930:	4083      	lsls	r3, r0
 8005932:	6822      	ldr	r2, [r4, #0]
 8005934:	3501      	adds	r5, #1
 8005936:	4313      	orrs	r3, r2
 8005938:	6023      	str	r3, [r4, #0]
 800593a:	7829      	ldrb	r1, [r5, #0]
 800593c:	2206      	movs	r2, #6
 800593e:	4826      	ldr	r0, [pc, #152]	@ (80059d8 <_svfiprintf_r+0x1f0>)
 8005940:	1c6e      	adds	r6, r5, #1
 8005942:	7621      	strb	r1, [r4, #24]
 8005944:	f000 f9ee 	bl	8005d24 <memchr>
 8005948:	2800      	cmp	r0, #0
 800594a:	d038      	beq.n	80059be <_svfiprintf_r+0x1d6>
 800594c:	4b23      	ldr	r3, [pc, #140]	@ (80059dc <_svfiprintf_r+0x1f4>)
 800594e:	2b00      	cmp	r3, #0
 8005950:	d122      	bne.n	8005998 <_svfiprintf_r+0x1b0>
 8005952:	2207      	movs	r2, #7
 8005954:	9b07      	ldr	r3, [sp, #28]
 8005956:	3307      	adds	r3, #7
 8005958:	4393      	bics	r3, r2
 800595a:	3308      	adds	r3, #8
 800595c:	9307      	str	r3, [sp, #28]
 800595e:	6963      	ldr	r3, [r4, #20]
 8005960:	9a04      	ldr	r2, [sp, #16]
 8005962:	189b      	adds	r3, r3, r2
 8005964:	6163      	str	r3, [r4, #20]
 8005966:	e762      	b.n	800582e <_svfiprintf_r+0x46>
 8005968:	4343      	muls	r3, r0
 800596a:	0035      	movs	r5, r6
 800596c:	2101      	movs	r1, #1
 800596e:	189b      	adds	r3, r3, r2
 8005970:	e7a4      	b.n	80058bc <_svfiprintf_r+0xd4>
 8005972:	2300      	movs	r3, #0
 8005974:	200a      	movs	r0, #10
 8005976:	0019      	movs	r1, r3
 8005978:	3501      	adds	r5, #1
 800597a:	6063      	str	r3, [r4, #4]
 800597c:	782a      	ldrb	r2, [r5, #0]
 800597e:	1c6e      	adds	r6, r5, #1
 8005980:	3a30      	subs	r2, #48	@ 0x30
 8005982:	2a09      	cmp	r2, #9
 8005984:	d903      	bls.n	800598e <_svfiprintf_r+0x1a6>
 8005986:	2b00      	cmp	r3, #0
 8005988:	d0c8      	beq.n	800591c <_svfiprintf_r+0x134>
 800598a:	9109      	str	r1, [sp, #36]	@ 0x24
 800598c:	e7c6      	b.n	800591c <_svfiprintf_r+0x134>
 800598e:	4341      	muls	r1, r0
 8005990:	0035      	movs	r5, r6
 8005992:	2301      	movs	r3, #1
 8005994:	1889      	adds	r1, r1, r2
 8005996:	e7f1      	b.n	800597c <_svfiprintf_r+0x194>
 8005998:	aa07      	add	r2, sp, #28
 800599a:	9200      	str	r2, [sp, #0]
 800599c:	0021      	movs	r1, r4
 800599e:	003a      	movs	r2, r7
 80059a0:	4b0f      	ldr	r3, [pc, #60]	@ (80059e0 <_svfiprintf_r+0x1f8>)
 80059a2:	9803      	ldr	r0, [sp, #12]
 80059a4:	e000      	b.n	80059a8 <_svfiprintf_r+0x1c0>
 80059a6:	bf00      	nop
 80059a8:	9004      	str	r0, [sp, #16]
 80059aa:	9b04      	ldr	r3, [sp, #16]
 80059ac:	3301      	adds	r3, #1
 80059ae:	d1d6      	bne.n	800595e <_svfiprintf_r+0x176>
 80059b0:	89bb      	ldrh	r3, [r7, #12]
 80059b2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80059b4:	065b      	lsls	r3, r3, #25
 80059b6:	d500      	bpl.n	80059ba <_svfiprintf_r+0x1d2>
 80059b8:	e72c      	b.n	8005814 <_svfiprintf_r+0x2c>
 80059ba:	b021      	add	sp, #132	@ 0x84
 80059bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059be:	aa07      	add	r2, sp, #28
 80059c0:	9200      	str	r2, [sp, #0]
 80059c2:	0021      	movs	r1, r4
 80059c4:	003a      	movs	r2, r7
 80059c6:	4b06      	ldr	r3, [pc, #24]	@ (80059e0 <_svfiprintf_r+0x1f8>)
 80059c8:	9803      	ldr	r0, [sp, #12]
 80059ca:	f000 f87b 	bl	8005ac4 <_printf_i>
 80059ce:	e7eb      	b.n	80059a8 <_svfiprintf_r+0x1c0>
 80059d0:	08005f7c 	.word	0x08005f7c
 80059d4:	08005f82 	.word	0x08005f82
 80059d8:	08005f86 	.word	0x08005f86
 80059dc:	00000000 	.word	0x00000000
 80059e0:	08005729 	.word	0x08005729

080059e4 <_printf_common>:
 80059e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059e6:	0016      	movs	r6, r2
 80059e8:	9301      	str	r3, [sp, #4]
 80059ea:	688a      	ldr	r2, [r1, #8]
 80059ec:	690b      	ldr	r3, [r1, #16]
 80059ee:	000c      	movs	r4, r1
 80059f0:	9000      	str	r0, [sp, #0]
 80059f2:	4293      	cmp	r3, r2
 80059f4:	da00      	bge.n	80059f8 <_printf_common+0x14>
 80059f6:	0013      	movs	r3, r2
 80059f8:	0022      	movs	r2, r4
 80059fa:	6033      	str	r3, [r6, #0]
 80059fc:	3243      	adds	r2, #67	@ 0x43
 80059fe:	7812      	ldrb	r2, [r2, #0]
 8005a00:	2a00      	cmp	r2, #0
 8005a02:	d001      	beq.n	8005a08 <_printf_common+0x24>
 8005a04:	3301      	adds	r3, #1
 8005a06:	6033      	str	r3, [r6, #0]
 8005a08:	6823      	ldr	r3, [r4, #0]
 8005a0a:	069b      	lsls	r3, r3, #26
 8005a0c:	d502      	bpl.n	8005a14 <_printf_common+0x30>
 8005a0e:	6833      	ldr	r3, [r6, #0]
 8005a10:	3302      	adds	r3, #2
 8005a12:	6033      	str	r3, [r6, #0]
 8005a14:	6822      	ldr	r2, [r4, #0]
 8005a16:	2306      	movs	r3, #6
 8005a18:	0015      	movs	r5, r2
 8005a1a:	401d      	ands	r5, r3
 8005a1c:	421a      	tst	r2, r3
 8005a1e:	d027      	beq.n	8005a70 <_printf_common+0x8c>
 8005a20:	0023      	movs	r3, r4
 8005a22:	3343      	adds	r3, #67	@ 0x43
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	1e5a      	subs	r2, r3, #1
 8005a28:	4193      	sbcs	r3, r2
 8005a2a:	6822      	ldr	r2, [r4, #0]
 8005a2c:	0692      	lsls	r2, r2, #26
 8005a2e:	d430      	bmi.n	8005a92 <_printf_common+0xae>
 8005a30:	0022      	movs	r2, r4
 8005a32:	9901      	ldr	r1, [sp, #4]
 8005a34:	9800      	ldr	r0, [sp, #0]
 8005a36:	9d08      	ldr	r5, [sp, #32]
 8005a38:	3243      	adds	r2, #67	@ 0x43
 8005a3a:	47a8      	blx	r5
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	d025      	beq.n	8005a8c <_printf_common+0xa8>
 8005a40:	2206      	movs	r2, #6
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	2500      	movs	r5, #0
 8005a46:	4013      	ands	r3, r2
 8005a48:	2b04      	cmp	r3, #4
 8005a4a:	d105      	bne.n	8005a58 <_printf_common+0x74>
 8005a4c:	6833      	ldr	r3, [r6, #0]
 8005a4e:	68e5      	ldr	r5, [r4, #12]
 8005a50:	1aed      	subs	r5, r5, r3
 8005a52:	43eb      	mvns	r3, r5
 8005a54:	17db      	asrs	r3, r3, #31
 8005a56:	401d      	ands	r5, r3
 8005a58:	68a3      	ldr	r3, [r4, #8]
 8005a5a:	6922      	ldr	r2, [r4, #16]
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	dd01      	ble.n	8005a64 <_printf_common+0x80>
 8005a60:	1a9b      	subs	r3, r3, r2
 8005a62:	18ed      	adds	r5, r5, r3
 8005a64:	2600      	movs	r6, #0
 8005a66:	42b5      	cmp	r5, r6
 8005a68:	d120      	bne.n	8005aac <_printf_common+0xc8>
 8005a6a:	2000      	movs	r0, #0
 8005a6c:	e010      	b.n	8005a90 <_printf_common+0xac>
 8005a6e:	3501      	adds	r5, #1
 8005a70:	68e3      	ldr	r3, [r4, #12]
 8005a72:	6832      	ldr	r2, [r6, #0]
 8005a74:	1a9b      	subs	r3, r3, r2
 8005a76:	42ab      	cmp	r3, r5
 8005a78:	ddd2      	ble.n	8005a20 <_printf_common+0x3c>
 8005a7a:	0022      	movs	r2, r4
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	9901      	ldr	r1, [sp, #4]
 8005a80:	9800      	ldr	r0, [sp, #0]
 8005a82:	9f08      	ldr	r7, [sp, #32]
 8005a84:	3219      	adds	r2, #25
 8005a86:	47b8      	blx	r7
 8005a88:	3001      	adds	r0, #1
 8005a8a:	d1f0      	bne.n	8005a6e <_printf_common+0x8a>
 8005a8c:	2001      	movs	r0, #1
 8005a8e:	4240      	negs	r0, r0
 8005a90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a92:	2030      	movs	r0, #48	@ 0x30
 8005a94:	18e1      	adds	r1, r4, r3
 8005a96:	3143      	adds	r1, #67	@ 0x43
 8005a98:	7008      	strb	r0, [r1, #0]
 8005a9a:	0021      	movs	r1, r4
 8005a9c:	1c5a      	adds	r2, r3, #1
 8005a9e:	3145      	adds	r1, #69	@ 0x45
 8005aa0:	7809      	ldrb	r1, [r1, #0]
 8005aa2:	18a2      	adds	r2, r4, r2
 8005aa4:	3243      	adds	r2, #67	@ 0x43
 8005aa6:	3302      	adds	r3, #2
 8005aa8:	7011      	strb	r1, [r2, #0]
 8005aaa:	e7c1      	b.n	8005a30 <_printf_common+0x4c>
 8005aac:	0022      	movs	r2, r4
 8005aae:	2301      	movs	r3, #1
 8005ab0:	9901      	ldr	r1, [sp, #4]
 8005ab2:	9800      	ldr	r0, [sp, #0]
 8005ab4:	9f08      	ldr	r7, [sp, #32]
 8005ab6:	321a      	adds	r2, #26
 8005ab8:	47b8      	blx	r7
 8005aba:	3001      	adds	r0, #1
 8005abc:	d0e6      	beq.n	8005a8c <_printf_common+0xa8>
 8005abe:	3601      	adds	r6, #1
 8005ac0:	e7d1      	b.n	8005a66 <_printf_common+0x82>
	...

08005ac4 <_printf_i>:
 8005ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ac6:	b08b      	sub	sp, #44	@ 0x2c
 8005ac8:	9206      	str	r2, [sp, #24]
 8005aca:	000a      	movs	r2, r1
 8005acc:	3243      	adds	r2, #67	@ 0x43
 8005ace:	9307      	str	r3, [sp, #28]
 8005ad0:	9005      	str	r0, [sp, #20]
 8005ad2:	9203      	str	r2, [sp, #12]
 8005ad4:	7e0a      	ldrb	r2, [r1, #24]
 8005ad6:	000c      	movs	r4, r1
 8005ad8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ada:	2a78      	cmp	r2, #120	@ 0x78
 8005adc:	d809      	bhi.n	8005af2 <_printf_i+0x2e>
 8005ade:	2a62      	cmp	r2, #98	@ 0x62
 8005ae0:	d80b      	bhi.n	8005afa <_printf_i+0x36>
 8005ae2:	2a00      	cmp	r2, #0
 8005ae4:	d100      	bne.n	8005ae8 <_printf_i+0x24>
 8005ae6:	e0ba      	b.n	8005c5e <_printf_i+0x19a>
 8005ae8:	497a      	ldr	r1, [pc, #488]	@ (8005cd4 <_printf_i+0x210>)
 8005aea:	9104      	str	r1, [sp, #16]
 8005aec:	2a58      	cmp	r2, #88	@ 0x58
 8005aee:	d100      	bne.n	8005af2 <_printf_i+0x2e>
 8005af0:	e08e      	b.n	8005c10 <_printf_i+0x14c>
 8005af2:	0025      	movs	r5, r4
 8005af4:	3542      	adds	r5, #66	@ 0x42
 8005af6:	702a      	strb	r2, [r5, #0]
 8005af8:	e022      	b.n	8005b40 <_printf_i+0x7c>
 8005afa:	0010      	movs	r0, r2
 8005afc:	3863      	subs	r0, #99	@ 0x63
 8005afe:	2815      	cmp	r0, #21
 8005b00:	d8f7      	bhi.n	8005af2 <_printf_i+0x2e>
 8005b02:	f7fa fb09 	bl	8000118 <__gnu_thumb1_case_shi>
 8005b06:	0016      	.short	0x0016
 8005b08:	fff6001f 	.word	0xfff6001f
 8005b0c:	fff6fff6 	.word	0xfff6fff6
 8005b10:	001ffff6 	.word	0x001ffff6
 8005b14:	fff6fff6 	.word	0xfff6fff6
 8005b18:	fff6fff6 	.word	0xfff6fff6
 8005b1c:	0036009f 	.word	0x0036009f
 8005b20:	fff6007e 	.word	0xfff6007e
 8005b24:	00b0fff6 	.word	0x00b0fff6
 8005b28:	0036fff6 	.word	0x0036fff6
 8005b2c:	fff6fff6 	.word	0xfff6fff6
 8005b30:	0082      	.short	0x0082
 8005b32:	0025      	movs	r5, r4
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	3542      	adds	r5, #66	@ 0x42
 8005b38:	1d11      	adds	r1, r2, #4
 8005b3a:	6019      	str	r1, [r3, #0]
 8005b3c:	6813      	ldr	r3, [r2, #0]
 8005b3e:	702b      	strb	r3, [r5, #0]
 8005b40:	2301      	movs	r3, #1
 8005b42:	e09e      	b.n	8005c82 <_printf_i+0x1be>
 8005b44:	6818      	ldr	r0, [r3, #0]
 8005b46:	6809      	ldr	r1, [r1, #0]
 8005b48:	1d02      	adds	r2, r0, #4
 8005b4a:	060d      	lsls	r5, r1, #24
 8005b4c:	d50b      	bpl.n	8005b66 <_printf_i+0xa2>
 8005b4e:	6806      	ldr	r6, [r0, #0]
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	2e00      	cmp	r6, #0
 8005b54:	da03      	bge.n	8005b5e <_printf_i+0x9a>
 8005b56:	232d      	movs	r3, #45	@ 0x2d
 8005b58:	9a03      	ldr	r2, [sp, #12]
 8005b5a:	4276      	negs	r6, r6
 8005b5c:	7013      	strb	r3, [r2, #0]
 8005b5e:	4b5d      	ldr	r3, [pc, #372]	@ (8005cd4 <_printf_i+0x210>)
 8005b60:	270a      	movs	r7, #10
 8005b62:	9304      	str	r3, [sp, #16]
 8005b64:	e018      	b.n	8005b98 <_printf_i+0xd4>
 8005b66:	6806      	ldr	r6, [r0, #0]
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	0649      	lsls	r1, r1, #25
 8005b6c:	d5f1      	bpl.n	8005b52 <_printf_i+0x8e>
 8005b6e:	b236      	sxth	r6, r6
 8005b70:	e7ef      	b.n	8005b52 <_printf_i+0x8e>
 8005b72:	6808      	ldr	r0, [r1, #0]
 8005b74:	6819      	ldr	r1, [r3, #0]
 8005b76:	c940      	ldmia	r1!, {r6}
 8005b78:	0605      	lsls	r5, r0, #24
 8005b7a:	d402      	bmi.n	8005b82 <_printf_i+0xbe>
 8005b7c:	0640      	lsls	r0, r0, #25
 8005b7e:	d500      	bpl.n	8005b82 <_printf_i+0xbe>
 8005b80:	b2b6      	uxth	r6, r6
 8005b82:	6019      	str	r1, [r3, #0]
 8005b84:	4b53      	ldr	r3, [pc, #332]	@ (8005cd4 <_printf_i+0x210>)
 8005b86:	270a      	movs	r7, #10
 8005b88:	9304      	str	r3, [sp, #16]
 8005b8a:	2a6f      	cmp	r2, #111	@ 0x6f
 8005b8c:	d100      	bne.n	8005b90 <_printf_i+0xcc>
 8005b8e:	3f02      	subs	r7, #2
 8005b90:	0023      	movs	r3, r4
 8005b92:	2200      	movs	r2, #0
 8005b94:	3343      	adds	r3, #67	@ 0x43
 8005b96:	701a      	strb	r2, [r3, #0]
 8005b98:	6863      	ldr	r3, [r4, #4]
 8005b9a:	60a3      	str	r3, [r4, #8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	db06      	blt.n	8005bae <_printf_i+0xea>
 8005ba0:	2104      	movs	r1, #4
 8005ba2:	6822      	ldr	r2, [r4, #0]
 8005ba4:	9d03      	ldr	r5, [sp, #12]
 8005ba6:	438a      	bics	r2, r1
 8005ba8:	6022      	str	r2, [r4, #0]
 8005baa:	4333      	orrs	r3, r6
 8005bac:	d00c      	beq.n	8005bc8 <_printf_i+0x104>
 8005bae:	9d03      	ldr	r5, [sp, #12]
 8005bb0:	0030      	movs	r0, r6
 8005bb2:	0039      	movs	r1, r7
 8005bb4:	f7fa fb40 	bl	8000238 <__aeabi_uidivmod>
 8005bb8:	9b04      	ldr	r3, [sp, #16]
 8005bba:	3d01      	subs	r5, #1
 8005bbc:	5c5b      	ldrb	r3, [r3, r1]
 8005bbe:	702b      	strb	r3, [r5, #0]
 8005bc0:	0033      	movs	r3, r6
 8005bc2:	0006      	movs	r6, r0
 8005bc4:	429f      	cmp	r7, r3
 8005bc6:	d9f3      	bls.n	8005bb0 <_printf_i+0xec>
 8005bc8:	2f08      	cmp	r7, #8
 8005bca:	d109      	bne.n	8005be0 <_printf_i+0x11c>
 8005bcc:	6823      	ldr	r3, [r4, #0]
 8005bce:	07db      	lsls	r3, r3, #31
 8005bd0:	d506      	bpl.n	8005be0 <_printf_i+0x11c>
 8005bd2:	6862      	ldr	r2, [r4, #4]
 8005bd4:	6923      	ldr	r3, [r4, #16]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	dc02      	bgt.n	8005be0 <_printf_i+0x11c>
 8005bda:	2330      	movs	r3, #48	@ 0x30
 8005bdc:	3d01      	subs	r5, #1
 8005bde:	702b      	strb	r3, [r5, #0]
 8005be0:	9b03      	ldr	r3, [sp, #12]
 8005be2:	1b5b      	subs	r3, r3, r5
 8005be4:	6123      	str	r3, [r4, #16]
 8005be6:	9b07      	ldr	r3, [sp, #28]
 8005be8:	0021      	movs	r1, r4
 8005bea:	9300      	str	r3, [sp, #0]
 8005bec:	9805      	ldr	r0, [sp, #20]
 8005bee:	9b06      	ldr	r3, [sp, #24]
 8005bf0:	aa09      	add	r2, sp, #36	@ 0x24
 8005bf2:	f7ff fef7 	bl	80059e4 <_printf_common>
 8005bf6:	3001      	adds	r0, #1
 8005bf8:	d148      	bne.n	8005c8c <_printf_i+0x1c8>
 8005bfa:	2001      	movs	r0, #1
 8005bfc:	4240      	negs	r0, r0
 8005bfe:	b00b      	add	sp, #44	@ 0x2c
 8005c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c02:	2220      	movs	r2, #32
 8005c04:	6809      	ldr	r1, [r1, #0]
 8005c06:	430a      	orrs	r2, r1
 8005c08:	6022      	str	r2, [r4, #0]
 8005c0a:	2278      	movs	r2, #120	@ 0x78
 8005c0c:	4932      	ldr	r1, [pc, #200]	@ (8005cd8 <_printf_i+0x214>)
 8005c0e:	9104      	str	r1, [sp, #16]
 8005c10:	0021      	movs	r1, r4
 8005c12:	3145      	adds	r1, #69	@ 0x45
 8005c14:	700a      	strb	r2, [r1, #0]
 8005c16:	6819      	ldr	r1, [r3, #0]
 8005c18:	6822      	ldr	r2, [r4, #0]
 8005c1a:	c940      	ldmia	r1!, {r6}
 8005c1c:	0610      	lsls	r0, r2, #24
 8005c1e:	d402      	bmi.n	8005c26 <_printf_i+0x162>
 8005c20:	0650      	lsls	r0, r2, #25
 8005c22:	d500      	bpl.n	8005c26 <_printf_i+0x162>
 8005c24:	b2b6      	uxth	r6, r6
 8005c26:	6019      	str	r1, [r3, #0]
 8005c28:	07d3      	lsls	r3, r2, #31
 8005c2a:	d502      	bpl.n	8005c32 <_printf_i+0x16e>
 8005c2c:	2320      	movs	r3, #32
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	6023      	str	r3, [r4, #0]
 8005c32:	2e00      	cmp	r6, #0
 8005c34:	d001      	beq.n	8005c3a <_printf_i+0x176>
 8005c36:	2710      	movs	r7, #16
 8005c38:	e7aa      	b.n	8005b90 <_printf_i+0xcc>
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	6823      	ldr	r3, [r4, #0]
 8005c3e:	4393      	bics	r3, r2
 8005c40:	6023      	str	r3, [r4, #0]
 8005c42:	e7f8      	b.n	8005c36 <_printf_i+0x172>
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	680d      	ldr	r5, [r1, #0]
 8005c48:	1d10      	adds	r0, r2, #4
 8005c4a:	6949      	ldr	r1, [r1, #20]
 8005c4c:	6018      	str	r0, [r3, #0]
 8005c4e:	6813      	ldr	r3, [r2, #0]
 8005c50:	062e      	lsls	r6, r5, #24
 8005c52:	d501      	bpl.n	8005c58 <_printf_i+0x194>
 8005c54:	6019      	str	r1, [r3, #0]
 8005c56:	e002      	b.n	8005c5e <_printf_i+0x19a>
 8005c58:	066d      	lsls	r5, r5, #25
 8005c5a:	d5fb      	bpl.n	8005c54 <_printf_i+0x190>
 8005c5c:	8019      	strh	r1, [r3, #0]
 8005c5e:	2300      	movs	r3, #0
 8005c60:	9d03      	ldr	r5, [sp, #12]
 8005c62:	6123      	str	r3, [r4, #16]
 8005c64:	e7bf      	b.n	8005be6 <_printf_i+0x122>
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	1d11      	adds	r1, r2, #4
 8005c6a:	6019      	str	r1, [r3, #0]
 8005c6c:	6815      	ldr	r5, [r2, #0]
 8005c6e:	2100      	movs	r1, #0
 8005c70:	0028      	movs	r0, r5
 8005c72:	6862      	ldr	r2, [r4, #4]
 8005c74:	f000 f856 	bl	8005d24 <memchr>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d001      	beq.n	8005c80 <_printf_i+0x1bc>
 8005c7c:	1b40      	subs	r0, r0, r5
 8005c7e:	6060      	str	r0, [r4, #4]
 8005c80:	6863      	ldr	r3, [r4, #4]
 8005c82:	6123      	str	r3, [r4, #16]
 8005c84:	2300      	movs	r3, #0
 8005c86:	9a03      	ldr	r2, [sp, #12]
 8005c88:	7013      	strb	r3, [r2, #0]
 8005c8a:	e7ac      	b.n	8005be6 <_printf_i+0x122>
 8005c8c:	002a      	movs	r2, r5
 8005c8e:	6923      	ldr	r3, [r4, #16]
 8005c90:	9906      	ldr	r1, [sp, #24]
 8005c92:	9805      	ldr	r0, [sp, #20]
 8005c94:	9d07      	ldr	r5, [sp, #28]
 8005c96:	47a8      	blx	r5
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d0ae      	beq.n	8005bfa <_printf_i+0x136>
 8005c9c:	6823      	ldr	r3, [r4, #0]
 8005c9e:	079b      	lsls	r3, r3, #30
 8005ca0:	d415      	bmi.n	8005cce <_printf_i+0x20a>
 8005ca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ca4:	68e0      	ldr	r0, [r4, #12]
 8005ca6:	4298      	cmp	r0, r3
 8005ca8:	daa9      	bge.n	8005bfe <_printf_i+0x13a>
 8005caa:	0018      	movs	r0, r3
 8005cac:	e7a7      	b.n	8005bfe <_printf_i+0x13a>
 8005cae:	0022      	movs	r2, r4
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	9906      	ldr	r1, [sp, #24]
 8005cb4:	9805      	ldr	r0, [sp, #20]
 8005cb6:	9e07      	ldr	r6, [sp, #28]
 8005cb8:	3219      	adds	r2, #25
 8005cba:	47b0      	blx	r6
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	d09c      	beq.n	8005bfa <_printf_i+0x136>
 8005cc0:	3501      	adds	r5, #1
 8005cc2:	68e3      	ldr	r3, [r4, #12]
 8005cc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cc6:	1a9b      	subs	r3, r3, r2
 8005cc8:	42ab      	cmp	r3, r5
 8005cca:	dcf0      	bgt.n	8005cae <_printf_i+0x1ea>
 8005ccc:	e7e9      	b.n	8005ca2 <_printf_i+0x1de>
 8005cce:	2500      	movs	r5, #0
 8005cd0:	e7f7      	b.n	8005cc2 <_printf_i+0x1fe>
 8005cd2:	46c0      	nop			@ (mov r8, r8)
 8005cd4:	08005f8d 	.word	0x08005f8d
 8005cd8:	08005f9e 	.word	0x08005f9e

08005cdc <memmove>:
 8005cdc:	b510      	push	{r4, lr}
 8005cde:	4288      	cmp	r0, r1
 8005ce0:	d902      	bls.n	8005ce8 <memmove+0xc>
 8005ce2:	188b      	adds	r3, r1, r2
 8005ce4:	4298      	cmp	r0, r3
 8005ce6:	d308      	bcc.n	8005cfa <memmove+0x1e>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d007      	beq.n	8005cfe <memmove+0x22>
 8005cee:	5ccc      	ldrb	r4, [r1, r3]
 8005cf0:	54c4      	strb	r4, [r0, r3]
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	e7f9      	b.n	8005cea <memmove+0xe>
 8005cf6:	5c8b      	ldrb	r3, [r1, r2]
 8005cf8:	5483      	strb	r3, [r0, r2]
 8005cfa:	3a01      	subs	r2, #1
 8005cfc:	d2fb      	bcs.n	8005cf6 <memmove+0x1a>
 8005cfe:	bd10      	pop	{r4, pc}

08005d00 <_sbrk_r>:
 8005d00:	2300      	movs	r3, #0
 8005d02:	b570      	push	{r4, r5, r6, lr}
 8005d04:	4d06      	ldr	r5, [pc, #24]	@ (8005d20 <_sbrk_r+0x20>)
 8005d06:	0004      	movs	r4, r0
 8005d08:	0008      	movs	r0, r1
 8005d0a:	602b      	str	r3, [r5, #0]
 8005d0c:	f7fb fb5e 	bl	80013cc <_sbrk>
 8005d10:	1c43      	adds	r3, r0, #1
 8005d12:	d103      	bne.n	8005d1c <_sbrk_r+0x1c>
 8005d14:	682b      	ldr	r3, [r5, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d000      	beq.n	8005d1c <_sbrk_r+0x1c>
 8005d1a:	6023      	str	r3, [r4, #0]
 8005d1c:	bd70      	pop	{r4, r5, r6, pc}
 8005d1e:	46c0      	nop			@ (mov r8, r8)
 8005d20:	20000370 	.word	0x20000370

08005d24 <memchr>:
 8005d24:	b2c9      	uxtb	r1, r1
 8005d26:	1882      	adds	r2, r0, r2
 8005d28:	4290      	cmp	r0, r2
 8005d2a:	d101      	bne.n	8005d30 <memchr+0xc>
 8005d2c:	2000      	movs	r0, #0
 8005d2e:	4770      	bx	lr
 8005d30:	7803      	ldrb	r3, [r0, #0]
 8005d32:	428b      	cmp	r3, r1
 8005d34:	d0fb      	beq.n	8005d2e <memchr+0xa>
 8005d36:	3001      	adds	r0, #1
 8005d38:	e7f6      	b.n	8005d28 <memchr+0x4>

08005d3a <memcpy>:
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	b510      	push	{r4, lr}
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d100      	bne.n	8005d44 <memcpy+0xa>
 8005d42:	bd10      	pop	{r4, pc}
 8005d44:	5ccc      	ldrb	r4, [r1, r3]
 8005d46:	54c4      	strb	r4, [r0, r3]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	e7f8      	b.n	8005d3e <memcpy+0x4>

08005d4c <_realloc_r>:
 8005d4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d4e:	0006      	movs	r6, r0
 8005d50:	000c      	movs	r4, r1
 8005d52:	0015      	movs	r5, r2
 8005d54:	2900      	cmp	r1, #0
 8005d56:	d105      	bne.n	8005d64 <_realloc_r+0x18>
 8005d58:	0011      	movs	r1, r2
 8005d5a:	f7ff fc55 	bl	8005608 <_malloc_r>
 8005d5e:	0004      	movs	r4, r0
 8005d60:	0020      	movs	r0, r4
 8005d62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d64:	2a00      	cmp	r2, #0
 8005d66:	d103      	bne.n	8005d70 <_realloc_r+0x24>
 8005d68:	f7ff fbe2 	bl	8005530 <_free_r>
 8005d6c:	002c      	movs	r4, r5
 8005d6e:	e7f7      	b.n	8005d60 <_realloc_r+0x14>
 8005d70:	f000 f81c 	bl	8005dac <_malloc_usable_size_r>
 8005d74:	0007      	movs	r7, r0
 8005d76:	4285      	cmp	r5, r0
 8005d78:	d802      	bhi.n	8005d80 <_realloc_r+0x34>
 8005d7a:	0843      	lsrs	r3, r0, #1
 8005d7c:	42ab      	cmp	r3, r5
 8005d7e:	d3ef      	bcc.n	8005d60 <_realloc_r+0x14>
 8005d80:	0029      	movs	r1, r5
 8005d82:	0030      	movs	r0, r6
 8005d84:	f7ff fc40 	bl	8005608 <_malloc_r>
 8005d88:	9001      	str	r0, [sp, #4]
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	d101      	bne.n	8005d92 <_realloc_r+0x46>
 8005d8e:	9c01      	ldr	r4, [sp, #4]
 8005d90:	e7e6      	b.n	8005d60 <_realloc_r+0x14>
 8005d92:	002a      	movs	r2, r5
 8005d94:	42bd      	cmp	r5, r7
 8005d96:	d900      	bls.n	8005d9a <_realloc_r+0x4e>
 8005d98:	003a      	movs	r2, r7
 8005d9a:	0021      	movs	r1, r4
 8005d9c:	9801      	ldr	r0, [sp, #4]
 8005d9e:	f7ff ffcc 	bl	8005d3a <memcpy>
 8005da2:	0021      	movs	r1, r4
 8005da4:	0030      	movs	r0, r6
 8005da6:	f7ff fbc3 	bl	8005530 <_free_r>
 8005daa:	e7f0      	b.n	8005d8e <_realloc_r+0x42>

08005dac <_malloc_usable_size_r>:
 8005dac:	1f0b      	subs	r3, r1, #4
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	1f18      	subs	r0, r3, #4
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	da01      	bge.n	8005dba <_malloc_usable_size_r+0xe>
 8005db6:	580b      	ldr	r3, [r1, r0]
 8005db8:	18c0      	adds	r0, r0, r3
 8005dba:	4770      	bx	lr

08005dbc <_init>:
 8005dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dbe:	46c0      	nop			@ (mov r8, r8)
 8005dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dc2:	bc08      	pop	{r3}
 8005dc4:	469e      	mov	lr, r3
 8005dc6:	4770      	bx	lr

08005dc8 <_fini>:
 8005dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dca:	46c0      	nop			@ (mov r8, r8)
 8005dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dce:	bc08      	pop	{r3}
 8005dd0:	469e      	mov	lr, r3
 8005dd2:	4770      	bx	lr
