$date
	Sat Oct 22 23:27:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#836718
b101 &
b101 %
1$
b101 !
1"
#836719
0"
#836722
b10000 &
b10000 %
#836726
b1000 &
b1000 %
#836730
b100 &
b100 %
#836734
b10 &
b10 %
#836738
b1 &
b1 %
1#
#836742
b0 &
0#
b0 %
0$
#1833592
b1111 !
1"
#1833594
b1111 &
b1111 %
1$
#1833595
0"
#1833598
b101110 &
b101110 %
#1833602
b10111 &
b10111 %
#1833606
b1000110 &
b1000110 %
#1833610
b100011 &
b100011 %
#1833614
b1101010 &
b1101010 %
#1833618
b110101 &
b110101 %
#1833622
b10100000 &
b10100000 %
#1833626
b1010000 &
b1010000 %
#1833630
b101000 &
b101000 %
#1833634
b10100 &
b10100 %
#1833638
b1010 &
b1010 %
#1833642
b101 &
b101 %
#1833646
b10000 &
b10000 %
#1833650
b1000 &
b1000 %
#1833654
b100 &
b100 %
#1833658
b10 &
b10 %
#1833662
b1 &
1#
b1 %
#1833666
b0 &
b0 %
0#
0$
#2813076
b1 !
1"
#2813078
b1 &
b1 %
1$
#2813079
0"
#2813082
1#
#2813086
b0 &
0#
b0 %
0$
#4500012
