$date
	Mon Sep 18 14:04:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module day11_tb $end
$var wire 1 ! valid $end
$var wire 1 " serial_out $end
$var wire 1 # empty $end
$var reg 1 $ clk $end
$var reg 4 % parallel_in [3:0] $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 4 ' parallel_in [3:0] $end
$var wire 1 & rst $end
$var reg 3 ( current_state [2:0] $end
$var reg 1 # empty $end
$var reg 4 ) next [3:0] $end
$var reg 3 * next_state [2:0] $end
$var reg 1 " serial_out $end
$var reg 4 + shift [3:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
bx *
bx0xx )
bx (
b1011 '
1&
b1011 %
0$
x#
0"
x!
$end
#5
b1011 )
0!
1#
b1 *
b0 (
1$
#10
b0 )
1!
0#
b10 *
b1 (
0$
0&
#15
b11 *
b10 (
1$
#20
0$
#25
b100 *
b11 (
1$
#30
0$
#35
b0 *
b100 (
1$
#40
0$
#45
b1011 )
0!
1#
b1 *
b0 (
1$
#50
0$
