
---------- Begin Simulation Statistics ----------
final_tick                                 3988589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117100                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867144                       # Number of bytes of host memory used
host_op_rate                                   199648                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.51                       # Real time elapsed on the host
host_tick_rate                              295165791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1582355                       # Number of instructions simulated
sim_ops                                       2697849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003989                       # Number of seconds simulated
sim_ticks                                  3988589000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                97                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               32                       # Number of indirect misses.
system.cpu.branchPred.lookups                      97                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1582355                       # Number of instructions committed
system.cpu.committedOps                       2697849                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.041333                       # CPI: cycles per instruction
system.cpu.discardedOps                        335284                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      375269                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           808                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      144950                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            68                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               6014                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1411802                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.198360                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      520658                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           266                       # TLB misses on write requests
system.cpu.numCycles                          7977178                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               17154      0.64%      0.64% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2104635     78.01%     78.65% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.07%     78.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      0.89%     79.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  6618      0.25%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     79.90% # Class of committed instruction
system.cpu.op_class_0::FloatMult                 4000      0.15%     80.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   4186      0.16%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    174      0.01%     80.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  4165      0.15%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              6000      0.22%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt              4000      0.15%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              2000      0.07%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             4000      0.15%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.96% # Class of committed instruction
system.cpu.op_class_0::MemRead                 352236     13.06%     94.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                132387      4.91%     98.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             16636      0.62%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            12465      0.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2697849                       # Class of committed instruction
system.cpu.tickCycles                         6565376                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23105                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7653                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1514                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7653                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       586688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       586688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  586688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9167                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9167    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9167                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11570000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49103000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1249                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1762                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8677                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       192640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       817216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1009856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12321                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000243                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015603                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12318     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12321                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15011500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15838500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2641500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3014                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 140                       # number of overall hits
system.l2.overall_hits::.cpu.data                3014                       # number of overall hits
system.l2.overall_hits::total                    3154                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7545                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1622                       # number of overall misses
system.l2.overall_misses::.cpu.data              7545                       # number of overall misses
system.l2.overall_misses::total                  9167                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    124004500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    611192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        735197000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    124004500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    611192500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       735197000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1762                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12321                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1762                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12321                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.920545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.714556                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.744014                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.920545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.714556                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.744014                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76451.602959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81006.295560                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80200.392713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76451.602959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81006.295560                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80200.392713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9167                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    107784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    535742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    643527000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    107784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    535742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    643527000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.920545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.714556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.744014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.920545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.714556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.744014                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66451.602959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71006.295560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70200.392713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66451.602959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71006.295560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70200.392713                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2210                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2210                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1248                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1248                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1248                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   368                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1514                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    119593000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     119593000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.804463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.804463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78991.413474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78991.413474                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    104453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    104453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.804463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.804463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68991.413474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68991.413474                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    124004500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    124004500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.920545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76451.602959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76451.602959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1622                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1622                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    107784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    107784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.920545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66451.602959                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66451.602959                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    491599500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    491599500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.695056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.695056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81512.104129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81512.104129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6031                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6031                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    431289500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    431289500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.695056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.695056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71512.104129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71512.104129                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5407.809020                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       862.036137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4545.772882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.138726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.165033                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7166                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279755                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    193983                       # Number of tag accesses
system.l2.tags.data_accesses                   193983                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         103808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         482880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             586688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103808                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9167                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          26026246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         121065369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             147091616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     26026246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26026246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         26026246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        121065369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            147091616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9167                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     94689000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               266570250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10329.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29079.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9167                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.175772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.683391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.917559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1797     53.36%     53.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          980     29.10%     82.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          220      6.53%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          100      2.97%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      1.78%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      1.13%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      1.01%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      0.86%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          110      3.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3368                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 586688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  586688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       147.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    147.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3988495000                       # Total gap between requests
system.mem_ctrls.avgGap                     435092.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       103808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       482880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 26026246.374344412237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 121065369.232076808810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41375000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    225195250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25508.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29846.95                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    63.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             13109040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6967620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            33657960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     314695680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1480432500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        284938560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2133801360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.976494                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    726582500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    133120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3128886500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10945620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5813940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31794420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     314695680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1357004700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        388877760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2109132120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.791540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    998433000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    133120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2857036000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       518821                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           518821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       518821                       # number of overall hits
system.cpu.icache.overall_hits::total          518821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1762                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1762                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1762                       # number of overall misses
system.cpu.icache.overall_misses::total          1762                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    129868500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    129868500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    129868500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    129868500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       520583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       520583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       520583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       520583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003385                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003385                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003385                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003385                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73705.164586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73705.164586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73705.164586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73705.164586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1249                       # number of writebacks
system.cpu.icache.writebacks::total              1249                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1762                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1762                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1762                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1762                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128107500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128107500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128107500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128107500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003385                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003385                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003385                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003385                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72705.732123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72705.732123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72705.732123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72705.732123                       # average overall mshr miss latency
system.cpu.icache.replacements                   1249                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       518821                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          518821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1762                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1762                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    129868500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    129868500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       520583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       520583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73705.164586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73705.164586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1762                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1762                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128107500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128107500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003385                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003385                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72705.732123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72705.732123                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           471.089597                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              189191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1249                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            151.473979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   471.089597                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.920097                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.920097                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1042927                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1042927                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       508711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           508711                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       508711                       # number of overall hits
system.cpu.dcache.overall_hits::total          508711                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10559                       # number of overall misses
system.cpu.dcache.overall_misses::total         10559                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    669277500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    669277500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    669277500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    669277500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       519270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       519270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       519270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       519270                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020334                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63384.553462                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63384.553462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63384.553462                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63384.553462                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2210                       # number of writebacks
system.cpu.dcache.writebacks::total              2210                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10559                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10559                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    658718500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    658718500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    658718500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    658718500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020334                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020334                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62384.553462                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62384.553462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62384.553462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62384.553462                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9535                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       365762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          365762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    541113500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    541113500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       374439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       374439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62361.818601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62361.818601                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    532436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    532436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61361.818601                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61361.818601                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    128164000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    128164000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68099.893730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68099.893730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    126282000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126282000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012994                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67099.893730                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67099.893730                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.287296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              426099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.687887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   974.287296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          941                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1049099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1049099                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3988589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3988589000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4007122500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               19905515                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867544                       # Number of bytes of host memory used
host_op_rate                                 33904402                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              231735301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1589363                       # Number of instructions simulated
sim_ops                                       2710865                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    18533500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13016                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.289241                       # CPI: cycles per instruction
system.cpu.discardedOps                          3003                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        2002                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  4                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                              21                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189063                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4003                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                            37067                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7011     53.86%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1001      7.69%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      7.68%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             1000      7.68%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                      1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2001     15.37%     92.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1000      7.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13016                       # Class of committed instruction
system.cpu.tickCycles                           37046                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               3500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         9167                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst             1622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7545                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.230255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.279755                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279755                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        24                       # Number of tag accesses
system.l2.tags.data_accesses                       24                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   4                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          6927360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            8381220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        452.220034                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     18013500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          2849430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          4716960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            8799465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        474.787007                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     12242500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5771000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         4002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4002                       # number of overall hits
system.cpu.icache.overall_hits::total            4002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        26000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        24000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        24000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        24000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        24000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   4                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                     2                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8008                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3003                       # number of overall hits
system.cpu.dcache.overall_hits::total            3003                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data         3003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3003                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data         1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          951                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6006                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     18533500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     18533500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4118735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5051660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878376                       # Number of bytes of host memory used
host_op_rate                                  8630492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.32                       # Real time elapsed on the host
host_tick_rate                              348743111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1616011                       # Number of instructions simulated
sim_ops                                       2761934                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000112                       # Number of seconds simulated
sim_ticks                                   111612500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 9                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                8                       # Number of indirect misses.
system.cpu.branchPred.lookups                       9                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       26648                       # Number of instructions committed
system.cpu.committedOps                         51069                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.376801                       # CPI: cycles per instruction
system.cpu.discardedOps                          9961                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        7993                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           113                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3818                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  0                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           82294                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.119377                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9699                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.numCycles                           223225                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 242      0.47%      0.47% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   37313     73.06%     73.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.02%     73.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     299      0.59%     74.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   129      0.25%     74.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   240      0.47%     74.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.02%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.09%     74.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.14%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      1.96%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6349     12.43%     89.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3289      6.44%     95.96% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1563      3.06%     99.02% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              501      0.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    51069                       # Class of committed instruction
system.cpu.tickCycles                          140931                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           574                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2097                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                546                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        36736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        36736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 574                       # Request fanout histogram
system.membus.reqLayer2.occupancy              655000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3053000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              44                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 119744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000953                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1048     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1049                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1871500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            559500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  303                       # number of demand (read+write) hits
system.l2.demand_hits::total                      474                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 171                       # number of overall hits
system.l2.overall_hits::.cpu.data                 303                       # number of overall hits
system.l2.overall_hits::total                     474                       # number of overall hits
system.l2.demand_misses::.cpu.inst                505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 70                       # number of demand (read+write) misses
system.l2.demand_misses::total                    575                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               505                       # number of overall misses
system.l2.overall_misses::.cpu.data                70                       # number of overall misses
system.l2.overall_misses::total                   575                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38200500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5727500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         43928000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38200500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5727500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        43928000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1049                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1049                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.747041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.187668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.548141                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.747041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.187668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.548141                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75644.554455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81821.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76396.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75644.554455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81821.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76396.521739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               575                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              575                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33160500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      5027500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38188000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33160500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      5027500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     38188000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.747041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.187668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.548141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.747041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.187668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.548141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65664.356436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71821.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66413.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65664.356436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71821.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66413.913043                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          148                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              148                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          675                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              675                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          675                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          675                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.636364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.636364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73196.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73196.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1769500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1769500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63196.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63196.428571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38200500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38200500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.747041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.747041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75644.554455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75644.554455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33160500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33160500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.747041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.747041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65664.356436                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65664.356436                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3678000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3678000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.127660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.127660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87571.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87571.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3258000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3258000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.127660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.127660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77571.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77571.428571                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9413.165173                       # Cycle average of tags in use
system.l2.tags.total_refs                       25201                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9741                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.587106                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1830.865730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7582.299443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.055874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.287267                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1737                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.297272                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17350                       # Number of tag accesses
system.l2.tags.data_accesses                    17350                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 574                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         288999888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40138873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             329138761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    288999888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        288999888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        288999888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40138873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            329138761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000564000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1176                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3913000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14675500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6817.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25567.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.504000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.098942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.230317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43     34.40%     34.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           28     22.40%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18     14.40%     71.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13     10.40%     81.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      9.60%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.80%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.80%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.80%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      6.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          125                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  36736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       329.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    329.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     130161000                       # Total gap between requests
system.mem_ctrls.avgGap                     226761.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 288999888.005375742912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40138873.334079965949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12529750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2145750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24860.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30653.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               506940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1763580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         33260640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         14850240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           59225445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.634517                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     38324000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     69648500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2334780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         38721810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         10251360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           60598020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.932198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     26293250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     81679250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         8991                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8991                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8991                       # number of overall hits
system.cpu.icache.overall_hits::total            8991                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41686500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41686500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41686500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41686500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9667                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.069929                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.069929                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.069929                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.069929                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61666.420118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61666.420118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61666.420118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61666.420118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          675                       # number of writebacks
system.cpu.icache.writebacks::total               675                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41011500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41011500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41011500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41011500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.069929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.069929                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.069929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.069929                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60667.899408                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60667.899408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60667.899408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60667.899408                       # average overall mshr miss latency
system.cpu.icache.replacements                    675                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8991                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8991                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41686500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41686500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.069929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.069929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61666.420118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61666.420118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41011500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41011500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.069929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.069929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60667.899408                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60667.899408                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              345057                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1187                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            290.696714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20009                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20009                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11405                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11405                       # number of overall hits
system.cpu.dcache.overall_hits::total           11405                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          373                       # number of overall misses
system.cpu.dcache.overall_misses::total           373                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      9842500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      9842500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      9842500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      9842500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11778                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11778                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031669                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031669                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26387.399464                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26387.399464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26387.399464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26387.399464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          148                       # number of writebacks
system.cpu.dcache.writebacks::total               148                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          373                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9469500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9469500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9469500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9469500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031669                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25387.399464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25387.399464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25387.399464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25387.399464                       # average overall mshr miss latency
system.cpu.dcache.replacements                    373                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7515000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7515000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22841.945289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22841.945289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7186000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21841.945289                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21841.945289                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           44                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2327500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2327500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52897.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52897.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           44                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2283500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2283500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51897.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51897.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              107952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1397                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.274159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          679                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             23929                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            23929                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    111612500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    111612500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
