sim_seconds                                  0.926260                       # Number of seconds simulated
sim_ticks                                926259795000                       # Number of ticks simulated
final_tick                               5949146645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2776037                       # Simulator instruction rate (inst/s)
host_op_rate                                  2960618                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              984490507                       # Simulator tick rate (ticks/s)
host_mem_usage                                2873220                       # Number of bytes of host memory used
host_seconds                                   940.85                       # Real time elapsed on the host
sim_insts                                  2611839816                       # Number of instructions simulated
sim_ops                                    2785503558                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            1                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            1                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            1                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       371200                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        51712                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       152576                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       320768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           911616                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       730880                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        730880                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         1450                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          202                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          596                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         1253                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3561                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         2855                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             2855                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst         4146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       400751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data        55829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst         6633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       164723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst         2487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data       346305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total              984190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         4146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst         6633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst         2487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst          829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          14095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        789066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             789066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        789066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         4146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       400751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data        55829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst         6633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       164723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst         2487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data       346305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            1773256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3561                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     2855                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   28488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  22840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               911616                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                730880                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                911616                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             730880                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          118                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3560                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3592                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3616                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3480                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3520                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3640                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            2856                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            2872                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            2872                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            2832                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            2880                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            2800                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            2879                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            2849                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                926396305000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               28488                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              22840                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  942                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  942                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  949                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  967                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  967                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  967                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  966                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  967                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  967                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  967                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  961                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         7424                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   221.241379                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   190.516591                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    75.136970                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          951     12.81%     12.81% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           27      0.36%     13.17% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           23      0.31%     13.48% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           14      0.19%     13.67% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           27      0.36%     14.04% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           39      0.53%     14.56% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          915     12.32%     26.89% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5428     73.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         7424                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          943                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    30.209968                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    28.579586                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    10.903282                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9             4      0.42%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17           85      9.01%      9.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          392     41.57%     51.01% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          268     28.42%     79.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41           99     10.50%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           56      5.94%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           24      2.55%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65            8      0.85%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            3      0.32%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-81            1      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-89            1      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-105            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-121            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          943                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          943                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.220573                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.188889                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.352092                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.11%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            914     96.92%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             27      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          943                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  797451748                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1280323348                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 91161600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   27992.55                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              44942.55                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       0.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    0.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  24899                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 19005                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                144388451.53                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 844094853378                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     776790077                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          4536604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          4513017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          4591036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          4676313.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               3060408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          3044496.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               3097128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3          3154656.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0             14596608                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         14397427.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         14397427.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         14749363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        9575055.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        9508700.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        9581690.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        9764582.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      14895296015.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      14895995446.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      14899432245.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      14899745188.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      164976295200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      164975681664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      164972666928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      164972392416.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        231023825487.360016                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        231023606347.200012                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        231024232052.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        231024948116.160034                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.854679                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.854605                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.854816                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.855057                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       372224                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        53248                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       154624                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       321792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           920320                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       735488                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        735488                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         1454                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          208                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          604                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         1257                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3595                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         2873                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             2873                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         4975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       401857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data        57487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst         6357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       166934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         3040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data       347410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         2211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total              993587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         4975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst          276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst         6357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         3040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         2211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          16859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks        794041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total             794041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks        794041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         4975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       401857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data        57487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst         6357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       166934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         3040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data       347410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         2211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            1787628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3595                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     2873                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   28760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  22984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               920320                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                736000                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                920320                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             735488                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          452                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3544                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3616                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3552                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3648                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3624                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3528                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3504                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            3744                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            2864                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            2864                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            2848                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            2864                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            2872                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            2880                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            2824                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            2984                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                926258177000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               28760                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              22984                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3595                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3595                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3595                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3595                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3595                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3595                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3595                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3595                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  945                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  960                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  977                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  978                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  978                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  978                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  978                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  978                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  978                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  963                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  946                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         7471                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   221.699906                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   191.198066                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    74.771609                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          949     12.70%     12.70% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           23      0.31%     13.01% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           21      0.28%     13.29% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           19      0.25%     13.55% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           18      0.24%     13.79% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           28      0.37%     14.16% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          936     12.53%     26.69% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5477     73.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         7471                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          946                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    30.393235                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    28.533356                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    11.450086                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9             8      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17          103     10.89%     11.73% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          365     38.58%     50.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          247     26.11%     76.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          125     13.21%     89.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           57      6.03%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           22      2.33%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65            9      0.95%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            4      0.42%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-81            2      0.21%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-89            1      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-97            2      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-105            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          946                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          946                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.312896                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.271569                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.551713                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            909     96.09%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             37      3.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          946                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  797243808                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1284725808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 92032000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   27720.58                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              44670.58                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  25136                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 19153                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                143206273.50                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 844081682571                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     789640795                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          4526323.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          4562611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          4633977.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          4709577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               3053472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               3077952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2          3126096.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          3177096.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         14677478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         14757350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         14720908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         14961523.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        9628139.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1             9538560                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        9747578.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        9794442.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      14895302088.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      14896964865.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      14898028294.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      14899809539.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      164976289872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      164974831296.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      164973898464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      164972335968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        231023942970.239990                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        231024198231.360046                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        231024620915.520020                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        231025253742.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.854718                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.854804                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.854947                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.855160                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       371968                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        51456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       155648                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       320256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           914688                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       731392                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        731392                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         1453                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          608                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         1251                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3573                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         2857                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             2857                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         5251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       401581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data        55552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst         5251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       168039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst         3593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data       345752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total              987507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         5251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst          553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst         5251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst         3593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst          829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          15477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        789619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             789619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        789619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         5251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       401581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data        55552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst         5251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       168039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst         3593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data       345752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            1777126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3573                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     2857                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   28584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  22856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               914688                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                731136                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                914688                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             731392                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          114                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3600                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3568                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3600                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3536                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3632                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            3528                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3584                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            2840                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            2880                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            2848                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            2864                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            2888                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            2784                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            2927                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            2817                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                926394812000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               28584                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              22856                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3572                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3572                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3572                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3572                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3572                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3573                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3573                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3573                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  946                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  946                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  946                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  954                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  962                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  963                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  963                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  963                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  963                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  963                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  962                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  953                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  945                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         7431                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   221.480824                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   190.879841                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    74.949208                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          945     12.72%     12.72% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           33      0.44%     13.16% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           16      0.22%     13.38% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           18      0.24%     13.62% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           16      0.22%     13.83% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           39      0.52%     14.36% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          925     12.45%     26.81% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5439     73.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         7431                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          945                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    30.213757                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    11.485843                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1             3      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            11      1.16%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17           90      9.52%     11.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          389     41.16%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          235     24.87%     77.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41          121     12.80%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           46      4.87%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           27      2.86%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65           14      1.48%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73            4      0.42%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-81            4      0.42%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-105            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          945                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          945                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.177778                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.151891                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.223072                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              1      0.11%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            921     97.46%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             22      2.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          945                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  795677324                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1280176124                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 91468800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   27836.46                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              44786.46                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  24980                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 19021                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                144073843.23                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 844096142360                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     775501095                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0               4635792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          4591036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2               4596480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          4713811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               3127320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               3097128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               3100800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               3179952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             15040896                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         14745868.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         14601100.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         14896627.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        9701130.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        9575055.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        9618186.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        9761264.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      14896112711.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      14895873311.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      14897560000.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      14900095068.480001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      164975578800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      164975788800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      164974309248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      164972085504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        231024662245.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        231024136796.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        231024251411.520020                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        231025197823.680023                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.854961                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.854784                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.854822                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.855141                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       371200                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        52224                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       154624                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       322304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           916224                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       733952                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        733952                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         1450                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          604                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         1259                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              3579                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         2867                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             2867                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst         4146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       400751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data        56382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst         6633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       166934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst         2487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data       347963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total              989165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         4146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst          829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst         6633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst         2487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         1382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          15477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        792382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             792382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        792382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         4146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       400751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data        56382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst         6633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       166934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst         2487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data       347963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            1781548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      3579                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     2867                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   28632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  22936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               916224                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                733696                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                916224                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             733952                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          106                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            3616                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3560                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3568                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3544                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            3680                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3560                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            3592                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            3512                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            2879                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            2904                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            2880                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            2872                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            2912                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            2793                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            2872                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            2816                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                926396061000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               28632                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              22936                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  3578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  3578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  3578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  3578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  3578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  3578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  3578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  3578                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  951                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  951                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  951                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  951                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  951                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  951                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  956                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  962                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  963                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  963                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  963                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  963                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  963                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  963                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  958                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  952                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         7460                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   221.168901                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   190.705428                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    74.989106                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          938     12.57%     12.57% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           39      0.52%     13.10% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           32      0.43%     13.53% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           17      0.23%     13.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           30      0.40%     14.16% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           45      0.60%     14.76% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          912     12.23%     26.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5447     73.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         7460                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          951                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    30.090431                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    28.670881                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    10.260821                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9             3      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17           51      5.36%      5.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          465     48.90%     54.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          227     23.87%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          130     13.67%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           43      4.52%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           13      1.37%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65           11      1.16%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            3      0.32%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-81            2      0.21%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-89            2      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::104-105            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          951                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          951                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.109359                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.094567                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.929418                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            938     98.63%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             13      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          951                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  830079904                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1315392304                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 91622400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   28991.34                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              45941.34                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  25018                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 19082                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                143716422.74                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 844088512488                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     783130967                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          4670870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          4716835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          4767638.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          4875897.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               3150984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               3181992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               3216264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3          3289296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         15312460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         15117273.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2             15140736                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         15573043.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        9910149.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        9830522.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        9884021.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        10032906.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      14897354034.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      14900974418.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      14902465757.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      14904173021.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      164974489920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      164971314144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      164970005952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      164968508352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        231025354014.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        231025600782.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        231025945966.080017                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        231026918112.960022                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.855194                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.855277                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.855393                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.855721                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       371712                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        50944                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       155904                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       320000                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           915200                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       728576                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        728576                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         1452                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          609                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         1250                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3575                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         2846                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             2846                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         4975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       401304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data        55000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst         6080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       168316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         3317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data       345475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total              988060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         4975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst          276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst         6080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         3317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         1106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          15754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks        786578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total             786578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks        786578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         4975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       401304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data        55000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst         6080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       168316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         3317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data       345475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            1774638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3575                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     2846                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   28600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  22768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               915200                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                728576                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                915200                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             728576                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           73                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3544                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3624                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3560                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3640                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3592                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3464                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3520                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            3656                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            2848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            2848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2840                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            2816                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            2864                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            2792                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            2848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            2912                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                926259972000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               28600                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              22768                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3575                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  966                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  966                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  966                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  966                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  966                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  966                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  966                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  956                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  938                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         7392                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   222.372294                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   192.024482                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    74.403631                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          932     12.61%     12.61% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           28      0.38%     12.99% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           10      0.14%     13.12% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            3      0.04%     13.16% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           13      0.18%     13.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           27      0.37%     13.70% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          921     12.46%     26.16% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5458     73.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         7392                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          938                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    30.473348                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    28.744997                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    10.991693                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-9             5      0.53%      0.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-17           97     10.34%     10.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-25          352     37.53%     48.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-33          272     29.00%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-41          124     13.22%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-49           45      4.80%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-57           20      2.13%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-65           14      1.49%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-73            5      0.53%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-81            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-89            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          938                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          938                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.272921                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.236703                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.452974                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            906     96.59%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             32      3.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          938                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  790438660                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1275208660                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 91520000                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   27637.72                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              44587.72                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  24992                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 18984                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                144254784.61                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 844107269742                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     764541847                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          4606761.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          4591641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          4613414.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          4724697.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0          3107736.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          3097536.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               3112224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3          3187296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         14964019.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         14737881.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         14484787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         14873164.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        9591644.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        9608232.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        9578373.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        9781171.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      14897362296.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      14898267092.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      14901395325.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      14902741382.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      164974482672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      164973688992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      164970944928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      164969764176.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        231024580726.079987                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        231024456972.480011                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        231024594648                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        231025537484.160034                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.854933                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.854892                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.854938                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.855256                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       370944                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        50688                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       157440                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       319232                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           911872                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       728832                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        728832                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         1449                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          615                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         1247                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3562                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         2847                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             2847                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         5528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       400475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data        54723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst         3869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       169974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         3317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data       344646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total              984467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         5528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst          553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst         3869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         3317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         1382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          14648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks        786855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total             786855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks        786855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         5528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       400475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data        54723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst         3869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       169974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         3317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data       344646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            1771322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3562                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     2847                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   28496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  22776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               911424                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   448                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                728320                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                911872                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             728832                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                   14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          942                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3520                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3552                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3560                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3616                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3624                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            3560                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            3537                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3513                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            2824                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            2904                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2816                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            2840                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            2889                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            2784                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            2872                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            2831                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                926414818000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               28496                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              22776                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3562                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3560                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3560                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3560                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3560                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3560                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3560                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3560                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  942                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  952                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  964                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  963                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  953                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  941                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         7434                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   220.573581                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   189.940134                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    75.372031                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          936     12.59%     12.59% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           56      0.75%     13.34% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           29      0.39%     13.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           18      0.24%     13.98% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           37      0.50%     14.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           54      0.73%     15.20% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          906     12.19%     27.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5398     72.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         7434                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          941                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    30.199787                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    28.622156                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    10.494600                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-9             9      0.96%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-17           65      6.91%      7.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-25          404     42.93%     50.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-33          261     27.74%     78.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-41          126     13.39%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-49           41      4.36%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-57           18      1.91%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-65            8      0.85%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-73            2      0.21%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-81            4      0.43%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-89            3      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          941                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          941                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.187035                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.161964                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.209485                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            919     97.66%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             22      2.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          941                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  786934672                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1269704572                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 91142400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   27629.19                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              44579.19                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       0.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    0.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  24888                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 18920                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.07                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                144549043.22                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 844086176058                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     785467397                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          4500316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          4606156.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          4679942.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3               4659984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               3035928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               3107328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               3157104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               3143640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         14385945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         14664998.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             14896128                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         14697945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        9591644.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        9611550.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        9711498.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        9648046.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      14894833029.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      14897513543.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      14898905291.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      14900077831.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      164976701328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      164974350000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      164973129168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      164972100624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        231023513787.839996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        231024319173.119995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        231024944728.320007                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        231024793667.519989                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.854574                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.854845                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.855056                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.855005                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       371712                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        50432                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       155648                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       323072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           916224                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       732672                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        732672                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         1452                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          608                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         1262                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3579                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         2862                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             2862                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst         5528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       401304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data        54447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         5528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       168039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         3040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data       348792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         1935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total              989165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst         5528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst          553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         5528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         3040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         1935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          16583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks        791001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total             791001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks        791001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst         5528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       401304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data        54447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         5528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       168039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         3040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data       348792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         1935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            1780166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3579                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     2862                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   28632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  22896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               916224                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                732672                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                916224                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             732672                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          422                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3576                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3536                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3600                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3672                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            3656                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3528                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3552                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3512                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            2856                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            2896                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2880                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            2880                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            2865                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            2776                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            2887                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            2856                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                926389210000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               28632                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              22896                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3579                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  958                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  971                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  971                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  971                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  971                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  971                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  971                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  971                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  958                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  945                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         7468                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   220.794858                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   190.312202                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    75.191403                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          933     12.49%     12.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           56      0.75%     13.24% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           31      0.42%     13.66% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           17      0.23%     13.89% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           45      0.60%     14.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           45      0.60%     15.09% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          901     12.06%     27.16% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5440     72.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         7468                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          945                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    30.264550                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    11.023947                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9             2      0.21%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17           80      8.47%      8.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          414     43.81%     52.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          238     25.19%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          121     12.80%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           50      5.29%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           18      1.90%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65           14      1.48%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            3      0.32%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-81            1      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-89            1      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-105            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-121            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          945                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          945                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.228571                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.198081                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.333495                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            918     97.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             27      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          945                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  827907308                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1313219708                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 91622400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   28915.46                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              45865.46                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  25022                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 19038                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                143826922.84                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 844092559841                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     779083614                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0               4554144                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          4615833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          4669660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          4655145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               3072240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          3113856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               3150168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          3140376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         14633049.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1             14773824                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             15028416                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         14629555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        9604915.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        9628139.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        9661731.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        9694494.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      14895591886.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      14898895004.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      14897372857.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      14899582834.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      164976035664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      164973138192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      164974473408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      164972534832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        231023957495.040039                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        231024630445.440002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        231024821838.720032                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        231024702834.239990                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.854723                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.854950                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.855015                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.854974                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       371456                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        50688                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       154112                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       322048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           915456                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       731904                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        731904                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         1451                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          602                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         1258                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3576                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         2859                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             2859                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst         7462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       401028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data        54723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         3593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       166381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         5251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data       347686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total              988336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst         7462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst          553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         3593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         5251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         1382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          18241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks        790171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total             790171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks        790171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst         7462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       401028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data        54723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         3593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       166381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         5251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data       347686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            1778508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3576                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     2859                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   28608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  22872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               915456                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                732416                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                915456                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             731904                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3504                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3560                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3536                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3648                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3648                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            3568                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            3608                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            2835                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            2912                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            2848                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            2882                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            2886                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            2800                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            2893                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            2832                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                926420104000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               28608                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              22872                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3575                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3575                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3575                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3575                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3575                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3575                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3575                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3575                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  939                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  939                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  939                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  939                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  940                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  940                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  940                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  940                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  940                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  940                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  941                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  941                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  941                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  941                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  955                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  975                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  976                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  976                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  975                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  976                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  975                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  975                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  961                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  941                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         7444                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   221.369156                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   191.109718                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    74.755688                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          926     12.44%     12.44% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           42      0.56%     13.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           30      0.40%     13.41% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           19      0.26%     13.66% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           34      0.46%     14.12% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           49      0.66%     14.78% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          896     12.04%     26.81% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5448     73.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         7444                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          941                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    30.418704                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    28.599344                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    11.383407                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9             5      0.53%      0.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17          101     10.73%     11.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          378     40.17%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          232     24.65%     76.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          123     13.07%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           63      6.70%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           20      2.13%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65            8      0.85%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            3      0.32%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            4      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-89            3      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          941                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          941                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.323061                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.278456                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.607757                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              2      0.21%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            900     95.64%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             39      4.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          941                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  804602940                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1289508540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 91545600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28125.10                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45075.10                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  24991                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 19061                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                143965828.13                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 844090521273                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     781122182                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          4488220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          4621881.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          4643049.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          4670870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               3027768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          3117936.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          3132216.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               3150984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         14405414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         14785804.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         14832230.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         14749363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        9556392.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        9624821.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        9633945.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        9648046.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      14896387897.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      14899548579.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      14900419612.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      14902532133.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      164975337408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      164972564880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      164971800816.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      164969947728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        231023668698.240021                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        231024729500.160004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        231024927466.560028                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        231025164720.959991                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.854626                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.854983                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.855050                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.855130                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       370176                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        51200                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       155136                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       317696                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           909824                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       731392                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        731392                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         1446                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          606                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         1241                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3554                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         2857                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             2857                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst         3040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       399646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data        55276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst         6080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       167486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         4422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data       342988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total              982256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         3040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst          276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst         6080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         4422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst          829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          14648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks        789619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total             789619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks        789619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         3040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       399646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data        55276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst         6080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       167486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         4422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data       342988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            1771874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3555                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     2857                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   28440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  22856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               909824                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                731136                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                910080                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             731392                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs          192                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3608                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3592                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3528                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            3568                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3632                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3488                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3496                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3520                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            2816                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            2880                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            2841                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            2880                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            2888                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            2824                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            2872                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            2847                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                926421239000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               28440                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              22856                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3553                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3553                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3553                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3553                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3553                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3553                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3553                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3553                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  940                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  940                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  975                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  974                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  974                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  974                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  974                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  973                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  973                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  962                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  938                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         7409                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   221.481981                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   191.207754                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    74.709863                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          925     12.48%     12.48% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           34      0.46%     12.94% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           33      0.45%     13.39% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           17      0.23%     13.62% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           35      0.47%     14.09% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           32      0.43%     14.52% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          911     12.30%     26.82% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5422     73.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         7409                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          938                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    30.277186                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    28.272944                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    11.846039                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            11      1.17%      1.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          117     12.47%     13.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          337     35.93%     49.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          266     28.36%     77.93% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          115     12.26%     90.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           41      4.37%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           23      2.45%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65           17      1.81%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            5      0.53%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-81            1      0.11%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-89            3      0.32%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-97            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          938                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          938                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.358209                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.311151                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.655379                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            896     95.52%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             42      4.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          938                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  806476464                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1288398864                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 90982400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28365.10                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45315.10                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       0.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    0.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  24841                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 19030                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                144482414.07                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 844104352433                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     767634156                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          4567449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          4540233.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          4661193.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3               4599504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          3081216.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1          3062856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2          3144456.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               3102840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         14732390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             14416896                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         14765337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         14457331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        9598279.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        9522385.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        9727672.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        9558466.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      14896518240.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      14896904783.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      14898935551.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      14898054340.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      164975223072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      164974884000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      164973102624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      164973875616.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        231024186244.799988                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        231023796750.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        231024802431.359985                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        231024113694.720032                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.854800                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.854669                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.855008                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.854776                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       371456                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        50176                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       160256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       317696                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           912896                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       732160                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        732160                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         1451                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          626                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         1241                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3566                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         2860                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             2860                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         5804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       401028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data        54171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         5251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       173014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst         2211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data       342988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total              985572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         5804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         5251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst         2211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         1106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          14372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        790448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             790448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        790448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         5804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       401028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data        54171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         5251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       173014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst         2211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data       342988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            1776020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3566                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     2860                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   28528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  22880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               912896                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                732672                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                912896                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             732160                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           27                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            3544                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3568                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3584                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3552                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            3640                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3512                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3592                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            3536                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            2849                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            2904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            2840                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            2904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            2904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            2808                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            2879                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            2808                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                926406329000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               28528                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              22880                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3566                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3566                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3566                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3566                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3566                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3566                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3566                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3566                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  942                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  949                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  971                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  972                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  972                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  972                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  972                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  972                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  972                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  965                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  943                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         7463                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   220.496851                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   189.915315                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    75.368305                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          936     12.54%     12.54% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           58      0.78%     13.32% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           33      0.44%     13.76% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           21      0.28%     14.04% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           36      0.48%     14.52% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           60      0.80%     15.33% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          903     12.10%     27.43% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5416     72.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         7463                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          943                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    30.269353                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    11.881563                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-3             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-11           12      1.27%      1.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-19           96     10.18%     11.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-27          380     40.30%     51.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-35          227     24.07%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-43          134     14.21%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-51           55      5.83%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-59           18      1.91%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-67           10      1.06%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-75            4      0.42%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-83            1      0.11%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-91            2      0.21%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-99            2      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-147            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          943                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          943                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.279958                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.242837                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.470911                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            910     96.50%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             33      3.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          943                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  816379768                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1299929368                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 91289600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28616.79                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45566.79                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  24925                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 19036                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                144165317.30                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 844083316335                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     788327120                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          4601318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          4575916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          4674499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          4725907.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               3104064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               3086928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               3153432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               3188112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         14712921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         14421388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         14757350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             14956032                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        9611965.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        9502064.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        9661317.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        9714401.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      14896694494.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      14897307741.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      14899776324.480001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      14899698895.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      164975068464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      164974530528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      164972365104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      164972433024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        231024258823.680023                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        231023890163.519989                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        231024853623.360016                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        231025181968.320007                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.854825                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.854701                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.855025                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.855136                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       371712                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        50432                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       154624                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       320512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           915456                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       732928                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        732928                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         1452                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          604                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         1252                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3576                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         2863                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             2863                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst         6080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       401304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data        54447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         4698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       166934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst         5251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data       346028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total              988336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         6080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst          276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         4698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst         5251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst          829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          17136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        791277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             791277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        791277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         6080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       401304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data        54447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         4698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       166934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst         5251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data       346028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            1779613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3576                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     2863                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   28608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  22904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               915456                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                732416                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                915456                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             732928                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      7845550                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3528                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3552                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3592                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3624                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            3656                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3504                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3600                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            3552                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            2856                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            2888                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            2880                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            2856                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            2880                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            2800                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            2912                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            2816                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                926415943000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               28608                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              22904                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3576                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3576                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3576                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3576                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3576                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3576                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3576                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3576                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  966                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  967                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  967                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  967                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  967                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  967                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  967                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  959                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  947                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         7457                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   220.983237                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   190.385821                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    75.155210                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          945     12.67%     12.67% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           35      0.47%     13.14% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           33      0.44%     13.58% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           19      0.25%     13.84% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           30      0.40%     14.24% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           44      0.59%     14.83% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          916     12.28%     27.12% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5435     72.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         7457                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          945                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    30.256085                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    28.461280                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    11.062516                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9             8      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17           99     10.48%     11.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          377     39.89%     51.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          244     25.82%     77.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          115     12.17%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           61      6.46%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           22      2.33%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65           11      1.16%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73            4      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-81            3      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          945                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          945                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.220106                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.190715                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.309280                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            919     97.25%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             26      2.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          945                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  805094352                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1289999952                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 91545600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28142.28                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45092.28                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  24991                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 19048                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                143875748.25                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 844086186144                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     785457311                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0               4475520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          4586198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          4614019.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          4651516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               3019200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               3093864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               3112632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               3137928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             14337024                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         14604595.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         14613081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         14708428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        9535242.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        9591644.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        9624821.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        9655096.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      14892764777.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      14896033750.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      14896951185.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      14896409019.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      164978515584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      164975648064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      164974843296.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      164975318880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        231023112943.679993                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        231024023712.000031                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        231024224632.320038                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        231024346465.919983                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.854439                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.854746                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.854813                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.854854                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       372480                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        50944                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       155648                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       323072                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           920320                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       734720                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        734720                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         1455                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          608                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         1262                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3595                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         2870                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             2870                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         6080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       402133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst         1658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data        55000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         5528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       168039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         4146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data       348792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total              993587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         6080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst         1658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         5528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         4146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         1382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          18794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks        793212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total             793212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks        793212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         6080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       402133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst         1658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data        55000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         5528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       168039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         4146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data       348792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            1786799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3595                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     2870                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   28760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  22960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               920320                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                734464                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                920320                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             734720                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3568                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3544                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            3728                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3624                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3560                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            3640                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3520                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            2936                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            2896                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2832                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            2897                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            2864                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            2776                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            2920                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            2831                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                926260032000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               28760                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              22960                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3595                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3595                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3595                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3595                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3595                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3595                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3595                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3595                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  949                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  949                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  949                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  949                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  949                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  949                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  959                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  975                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  974                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  974                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  974                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  974                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  974                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  974                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  964                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  948                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         7480                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   221.227807                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   190.743113                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    74.940179                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          946     12.65%     12.65% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           29      0.39%     13.03% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           29      0.39%     13.42% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           26      0.35%     13.77% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           27      0.36%     14.13% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           33      0.44%     14.57% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          936     12.51%     27.09% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5454     72.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         7480                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          948                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    30.329114                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    28.507834                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    11.604596                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9             7      0.74%      0.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17           93      9.81%     10.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          388     40.93%     51.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          248     26.16%     77.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          124     13.08%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           47      4.96%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           18      1.90%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65            9      0.95%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73            5      0.53%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-81            3      0.32%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-89            4      0.42%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-97            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-113            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          948                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          948                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.210970                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.179765                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.334224                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            921     97.15%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             26      2.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          948                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  844552988                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1332034988                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 92032000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29365.54                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46315.54                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  25125                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 19107                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                143273013.46                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 844095181851                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     776537104                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0               4529952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          4670870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          4683571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          4739212.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               3055920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               3150984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               3159552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               3197088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         14645529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         15264038.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         15000460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         14981990.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        9614868.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        9684956.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        9717719.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        9813934.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      14895104768.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      14897954805.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      14899581521.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      14900802324.480001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      164976462960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      164973962928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      164972535984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      164971465104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        231023879594.880005                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        231025154178.239990                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        231025144404.480011                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        231025465249.920013                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.854697                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.855127                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.855123                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.855231                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       370944                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        51712                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       155392                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       320000                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           912128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       731136                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        731136                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         1449                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          202                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          607                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         1250                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3563                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         2856                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             2856                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst         3040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       400475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data        55829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst         5251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       167763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst         1935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data       345475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total              984743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst         3040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst          829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst         5251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst         1935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         1382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          12437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        789342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             789342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        789342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst         3040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       400475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data        55829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst         5251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       167763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst         1935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data       345475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            1774085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3563                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     2856                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   28504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  22848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               911872                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                730624                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                912128                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             731136                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          192                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3536                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3584                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3616                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3576                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3576                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            3488                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3528                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            3592                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            2832                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            2864                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            2864                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            2856                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            2856                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            2840                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            2840                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            2880                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                926395964000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               28504                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              22848                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3561                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3561                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3561                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3561                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3561                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3561                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3561                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3561                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  941                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  955                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  968                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  968                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  968                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  969                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  969                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  969                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  969                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  956                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  943                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         7417                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   221.450182                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   190.938927                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    74.893698                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          939     12.66%     12.66% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           31      0.42%     13.08% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           24      0.32%     13.40% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           15      0.20%     13.60% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           26      0.35%     13.95% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           38      0.51%     14.47% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          915     12.34%     26.80% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5429     73.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         7417                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          941                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    30.214665                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    11.311105                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1             2      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9             8      0.85%      1.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17           91      9.67%     10.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          387     41.13%     51.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          240     25.50%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          115     12.22%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           55      5.84%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           26      2.76%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65           10      1.06%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73            1      0.11%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-81            3      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-97            2      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-105            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          941                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          941                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.263549                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.228492                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.429417                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            908     96.49%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.11%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             31      3.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          941                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  798210520                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1281217720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 91187200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28011.32                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              44961.32                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       0.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    0.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  24899                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 19012                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                144320916.65                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 844092629621                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     779223468                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0               4629744                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          4653331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2               4753728                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          4773686.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               3123240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               3139152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               3206880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               3220344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         14681971.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         14748364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2             14741376                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         14700940.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        9604915.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        9575055.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        9750896.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        9744675.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      14897136029.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      14898176366.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      14902076315.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      14902044906.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      164974681152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      164973768576.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      164970347568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      164970375120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        231024322648.320007                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        231024526441.920044                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        231025342360.320007                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        231025325269.440002                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.854846                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.854915                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.855190                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.855184                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       370688                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        51456                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       154112                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       321536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           918528                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       733696                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        733696                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         1448                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          602                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         1256                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3588                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         2866                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             2866                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst         6080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       400199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data        55552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst         6080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       166381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         5251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data       347134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total              991653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         6080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst         1106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst         6080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         5251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         1382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          19899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks        792106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total             792106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks        792106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         6080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       400199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data        55552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst         6080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       166381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         5251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data       347134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            1783759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3588                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     2866                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   28704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  22928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               918528                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                733440                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                918528                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             733696                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       393513                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3520                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3560                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3648                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3648                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3648                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            3584                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3544                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            2840                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            2912                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            2896                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            2864                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            2879                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            2808                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            2896                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            2825                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                926257886000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               28704                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              22928                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3588                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  938                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  938                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  938                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  938                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  939                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  939                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  939                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  939                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  941                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  941                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  941                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  941                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  941                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  941                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  954                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  982                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  981                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  981                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  981                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  981                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  980                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  980                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  967                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  939                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         7459                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   221.473120                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   190.827040                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    74.987616                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          952     12.76%     12.76% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           28      0.38%     13.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           20      0.27%     13.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           15      0.20%     13.61% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           19      0.25%     13.86% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           36      0.48%     14.35% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          927     12.43%     26.77% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5462     73.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         7459                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          940                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    30.519149                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    28.729066                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    10.920697                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-9             8      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-17           95     10.11%     10.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-25          364     38.72%     49.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-33          246     26.17%     75.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-41          120     12.77%     88.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-49           62      6.60%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-57           28      2.98%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-65           10      1.06%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-73            6      0.64%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-81            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          940                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          940                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.382979                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.327774                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.777306                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20              2      0.21%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            890     94.68%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             47      5.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          940                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  803730236                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1290263036                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 91852800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   28000.64                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              44950.64                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  25086                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 19079                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                143516871.09                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 844104237419                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     767406036                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          4586198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          4716230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          4713811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          4757356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               3093864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               3181584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               3179952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               3209328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         14560665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         14969510.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2             14661504                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         14672985.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        9598279.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        9628139.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        9611550.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        9704862.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      14895840971.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      14899131285.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2       14901220440                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      14901665587.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      164975817168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      164972930928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      164971098336.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      164970707856.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        231023962743.359985                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        231025023273.600006                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        231024951190.080017                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        231025183572.480042                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.854725                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.855082                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.855058                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.855136                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       372480                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        50688                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       153344                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       320256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           919040                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       733184                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        733184                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         1455                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          599                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         1251                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3590                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         2864                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             2864                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst         5528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       402133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker          276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data        54723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         7739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       165552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         4422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data       345752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         1382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total              992205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         5528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst          829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         7739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         4422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         1382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          19899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks        791553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total             791553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks        791553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         5528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       402133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker          276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data        54723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         7739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       165552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         4422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data       345752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         1382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            1783759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3590                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     2864                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   28720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  22912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               919040                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                733184                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                919040                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             733184                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          213                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3560                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3632                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3552                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            3600                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3608                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3568                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3512                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            3688                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            2848                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            2888                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            2848                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            2888                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            2856                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            2801                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            2864                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            2919                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                926409097000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               28720                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              22912                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3590                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3590                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3590                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3590                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3590                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3590                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3590                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3590                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  939                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  940                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  940                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  940                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  978                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  978                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  978                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  979                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  978                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  978                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  978                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  960                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  940                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    8                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         7455                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   221.626291                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   191.260924                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    74.739389                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          933     12.52%     12.52% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           43      0.58%     13.09% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           23      0.31%     13.40% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            6      0.08%     13.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           27      0.36%     13.84% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           43      0.58%     14.42% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          913     12.25%     26.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5467     73.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         7455                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          939                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    30.585729                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    28.614902                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    11.630865                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9             8      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17          114     12.14%     12.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          348     37.06%     50.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          227     24.17%     74.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          138     14.70%     88.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           59      6.28%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           21      2.24%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65           12      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73            7      0.75%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-81            3      0.32%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-89            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          939                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          939                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.400426                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.348086                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.745368                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            892     94.99%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             47      5.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          939                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  817516548                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1304320548                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 91904000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   28465.06                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              45415.06                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       0.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    0.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.34                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  25096                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 19081                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                143540300.12                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 844089608211                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     782035244                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0               4551120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          4519670.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          4685385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3               4587408                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               3070200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               3048984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          3160776.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               3094680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         14774323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1             14536704                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         14973004.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         14541196.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        9598279.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        9521971.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        9807713.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        9561784.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      14896380018.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      14896125953.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      14898229116.480001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      14898683566.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      164975344320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      164975567184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      164973722304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      164973323664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        231024183857.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        231023786063.040009                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        231025043896.320007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        231024257895.360016                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.854800                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.854666                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.855089                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.854825                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       370432                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        50688                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       152320                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       323840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           911616                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       728576                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        728576                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         1447                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          595                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         1265                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3561                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2846                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2846                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         3593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       399922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst          553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data        54723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst         4698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       164446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst         4422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data       349621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         2211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total              984190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         3593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst          553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst         4698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst         4422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         2211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          15477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks        786578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total             786578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks        786578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         3593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       399922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst          553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data        54723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst         4698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       164446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst         4422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data       349621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         2211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            1770769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3561                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2846                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   28488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  22768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               911360                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                728832                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                911616                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             728576                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs          158                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3504                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3528                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3592                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3584                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3672                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            3544                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            3560                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3496                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            2808                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            2888                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            2857                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            2856                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            2872                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            2800                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            2888                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            2807                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                926260071000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               28488                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              22768                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3560                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3560                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3560                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3560                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3560                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3560                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3560                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3560                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  938                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  938                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  938                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  938                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  938                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  938                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  948                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  967                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  967                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  967                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  967                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  967                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  967                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  967                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  957                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  938                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         7396                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   221.763115                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   191.512006                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    74.582417                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          924     12.49%     12.49% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           33      0.45%     12.94% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           22      0.30%     13.24% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           21      0.28%     13.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           28      0.38%     13.90% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           33      0.45%     14.35% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          903     12.21%     26.55% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5432     73.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         7396                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          938                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    30.371002                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    28.612865                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    11.223113                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9             5      0.53%      0.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17           95     10.13%     10.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          379     40.41%     51.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          242     25.80%     76.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          124     13.22%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           44      4.69%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           33      3.52%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           10      1.07%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            2      0.21%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-81            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-113            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          938                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          938                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.281450                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.244138                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.474688                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            905     96.48%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             33      3.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          938                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  812650040                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1295386040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 91136000                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   28534.06                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              45484.06                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       0.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    0.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  24891                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 18968                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                144570012.64                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 844110466585                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   81388161000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     761176870                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          4540233.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          4619462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          4643049.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          4764614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          3062856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               3116304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2          3132216.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               3214224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         14680972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         14904614.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         14884646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             15100800                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        9594961.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        9634775.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        9681223.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        9834255.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      51120465596.160004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0       14894260056                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      14894831989.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      14896637256.960001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      14900020375.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      164977203936.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      164976702240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      164975118672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      164972151024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        231023808612.480042                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        231024274981.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        231024562660.799988                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        231025550889.600006                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.854673                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.854830                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.854927                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.855260                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               38792                       # Transaction distribution
system.membus.trans_dist::ReadResp              38791                       # Transaction distribution
system.membus.trans_dist::WriteReq                383                       # Transaction distribution
system.membus.trans_dist::WriteResp               383                       # Transaction distribution
system.membus.trans_dist::Writeback             45748                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          9047647                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         988458                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         8242087                       # Transaction distribution
system.membus.trans_dist::ReadExReq            354623                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19207                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave     18773745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18776119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18776119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         4748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     26352897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26357645                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26357645                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     19396000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    627574000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       383000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       191500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    754842000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   4523910825                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    494230497                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp   4121043500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    177315991                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    316915500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq           78                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp           53                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           14                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1556                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          117                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           49                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         2691                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            9                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       227999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       204500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         7000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      6912992                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq       909000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       503000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     20286500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        20500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp         9500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1823                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         2748                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             8573491                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           20507500                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          2129434                       # Total snoops (count)
system.membus.snoop_fanout::samples          10474463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                10474463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            10474463                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              784500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                1187                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          4904483500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             8345030                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         5065724500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.succeeded            8300468                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              37987                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             37986                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            45748                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         7652103                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        589984                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        8242087                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            19207                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           19207                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2535                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2632                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2566                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2746                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         2955                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2514                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2554                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       198339                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      3926000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         2448                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2648                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2749                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2640                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2568                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2671                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      4161042                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2494                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2547                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2522                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2720                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         2969                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2538                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2510                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2521                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       199981                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      3924580                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         2577                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2726                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2616                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2577                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2696                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      4161038                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2609                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2556                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2662                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         2893                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2514                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2630                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       197650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      3926920                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         2590                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2490                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2802                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2602                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2617                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2568                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      4161086                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2599                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2626                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2432                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2736                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         3038                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2506                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2508                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2526                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       201098                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      3923615                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         2598                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2541                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2690                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2508                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2588                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2535                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      4161145                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total              16644311                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       413952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       421120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       420608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       416256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       408064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       411648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       411648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       410368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       421376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       392960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       426496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       412416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       413440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       407040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       423168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      6620160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       397824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       406016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       412160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       411904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       414464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       415744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       410880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       405760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       420608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       408576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       412928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       410880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       414720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       415488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       410624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       422400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6590977                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       422912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       398848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       418816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       410624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       398080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       408320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       411136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       421376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       406016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       406272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       415232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       403712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       417024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       415744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       412672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       403968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6570752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       415488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       414208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       403456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       410112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       420096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       411648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       411392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       408576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       416000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       412160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       421376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       402688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       411648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       398592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       410880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       402688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6571008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               26352897                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     53181000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    374524293                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    430030000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq  10712771000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    825976800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp  11530940713                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     26889000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    189827022                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq          433                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq         1800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       179200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         1800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          442                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             184800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32108800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6552                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           31959000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               6565                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           32022200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               6473                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           32503800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               6863                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           33067400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               7351                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           31890400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               6442                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           31914200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               6453                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           32017200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               6544                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          582881800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             399967                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy        11015514200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              1.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            7851989                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          31987200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              6534                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          31859600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6494                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          32672000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6920                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          32103000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6611                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          32101200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6604                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          32245800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6667                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        3024485359                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded           2074784                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        3023523299                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded           2074780                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        3023367275                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded           2074829                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        3023917595                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded           2074888                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        37987                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        37986                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        45748                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      7652103                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       589984                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      8242087                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        19207                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        19207                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      4161042                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      4161038                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      4161086                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      4161145                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total     16644311                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      6620160                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6590977                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6570752                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6571008                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     26352897                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     30389600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    151944000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    182992000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   6121682400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    471987200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   6593669600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     15365600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     76828000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           15                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp           30                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp        25800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        63000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                    45                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime        88800                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy   1705720000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded      2086258                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy   1705732900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded      2086258                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy   1705575200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded      2086257                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy   1705389600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded      2086257                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   6822442400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.7                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      8299281                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           28778099                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          28712218                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        65878                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               383                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              383                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           118821                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         9057903                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        988489                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       10046392                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       393159                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       393159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1219280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1219280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       454214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     13970196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        12877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        21858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10324152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         2190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       147612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     11146489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           58                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         8725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       362376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     13036666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        11982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49500351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     58139392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35819912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        22764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2797824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1650884                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         4148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     18894336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      7415972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side          116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        15816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     46384128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     31928464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        21044                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        70912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        33549                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              203199613                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq  14453297687                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  21118855293                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       383499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       193993                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   3863954765                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   4838074314                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    494261458                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp   4126210946                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq    196579500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    609677419                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    824890478                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq      5807069                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         7476                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           57                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          804                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq       268343                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         4559                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           12                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq       196567                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          428                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          109                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   3394704977                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    111171842                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1544998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     23603474                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    424531907                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     26598500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       147000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     98341000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      9312969                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      1793996                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      6278697                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        7597                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         3978637825                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         113112838                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        31493093                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         40554946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              40554946    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40554946                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24456537142                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           40556134                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        7381057825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded            227107                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      179331019613                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            19.4                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           9938666                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           7188993                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              7186                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         355286274                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             10929                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      310315610645                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            33.5                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           9991447                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           1153000                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              1153                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       2398784795                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            73806                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     276783855481                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           29.9                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          9944465                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            29000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               29                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          4771499                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             4771                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy       5888687819                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded           181188                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     216742863635                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           23.4                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded         10049332                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          6724991                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             6721                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           130000                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy            32500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded                1                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy           130500                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           130500                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy          9002999                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              277                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          5090998                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              194                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        92625    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        92625                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        92625    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        92625                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        92625                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        92625    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        92625                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        92625                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        92625    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        92625                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        92625                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            92625    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        92625                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        92625                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           92625    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        92625                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     57336                       # number of replacements
system.l2.tags.tagsinuse                  8037.093018                       # Cycle average of tags in use
system.l2.tags.total_refs                       88181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.537969                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4223.476496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     5.362082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    76.993467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1664.006551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.501473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    55.664940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   407.087738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.863267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    49.350960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   521.726496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     3.311026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    23.490072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   795.447510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    23.010747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data     1.358362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     7.992555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   122.845666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    52.603610                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.515561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.009399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.203126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.006795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.049693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.006024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.063687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.002867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.097101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.014996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.006421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981090                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6945                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002930                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979248                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  72588838                       # Number of tag accesses
system.l2.tags.data_accesses                 72588838                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         5664                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst       226809                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        61537                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         1032                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        10870                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         2193                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         3943                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           29                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        73448                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         8461                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         5240                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst       180949                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        46734                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          199                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           46                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  627178                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           118821                       # number of Writeback hits
system.l2.Writeback_hits::total                118821                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data         7753                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          175                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data         2919                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10871                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 31                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data         2269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           92                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         1028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data         2163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5559                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         5664                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst        226809                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         63806                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         1032                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         10870                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          2285                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         3943                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           29                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         73448                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          9489                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         5240                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst        180949                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         48897                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           199                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            53                       # number of demand (read+write) hits
system.l2.demand_hits::total                   632737                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         5664                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst       226809                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        63806                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         1032                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        10870                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         2285                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         3943                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           29                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        73448                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         9489                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         5240                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst       180949                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        48897                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          199                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           53                       # number of overall hits
system.l2.overall_hits::total                  632737                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           27                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          298                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        16119                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst           59                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         3150                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          358                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         6051                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          239                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        11660                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst           78                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           22                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 38099                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data      3588949                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data       324967                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data      1094862                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data      2642704                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            7651488                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data       294609                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data          960                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        77722                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data       216691                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           589984                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         7332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data           62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         3778                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         8643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19822                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           27                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          298                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        23451                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst           59                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         3212                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          358                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         9829                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          239                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        20303                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst           78                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           29                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57921                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           27                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          298                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        23451                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst           59                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         3212                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          358                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         9829                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          239                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        20303                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst           78                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           29                       # number of overall misses
system.l2.overall_misses::total                 57921                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      3439000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     39434000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   2091396999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker       694000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst      7385000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    405735999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1399000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     46602000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    778291496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      2668000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     30432500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   1508258622                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     10368000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      2804500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4929033116                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      9913500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      2675500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      4441000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      4893000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     21988500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      1956500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2487000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       521500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       979000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5944000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    917895500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data      7503000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    472791500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data   1083453000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       946000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2482589000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      3439000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     39434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   3009292499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker       694000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst      7385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    413238999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     46602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   1251082996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      2668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     30432500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   2591711622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     10368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      3750500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7411622116                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      3439000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     39434000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   3009292499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker       694000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst      7385000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    413238999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1399000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     46602000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   1251082996                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      2668000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     30432500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   2591711622                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     10368000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      3750500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7411622116                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         5691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst       227107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        77656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         1037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        10929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         5343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         3954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        73806                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        14512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         5261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst       181188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        58394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          277                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           68                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              665277                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       118821                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            118821                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data      3596702                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data       324990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data      1095037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data      2645623                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          7662359                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data       294620                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data          965                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        77725                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data       216703                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         590015                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         9601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         4806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data        10806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25381                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         5691                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst       227107                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        87257                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         1037                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        10929                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         5497                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         3954                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        73806                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        19318                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         5261                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst       181188                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        69200                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          277                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data           82                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               690658                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         5691                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst       227107                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        87257                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         1037                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        10929                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         5497                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         3954                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        73806                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        19318                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         5261                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst       181188                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        69200                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          277                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data           82                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              690658                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.004744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.001312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.207569                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.004822                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.005398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.589556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.002782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.004851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.416965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.003992                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.001319                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.199678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.281588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.323529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.057268                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997844                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.999929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.999840                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.998897                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998581                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.999963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.994819                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999961                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.999945                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999947                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.763670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.402597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.786101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.799833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.780978                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.004744                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.001312                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.268758                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.004822                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.005398                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.584319                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.002782                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.004851                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.508800                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.003992                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.001319                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.293396                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.281588                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.353659                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083864                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.004744                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.001312                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.268758                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.004822                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.005398                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.584319                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.002782                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.004851                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.508800                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.003992                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.001319                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.293396                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.281588                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.353659                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083864                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 127370.370370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 132328.859060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129747.316769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       138800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 125169.491525                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 128805.079048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 127181.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 130173.184358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 128621.962651                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 127047.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 127332.635983                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129353.226587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 132923.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 127477.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129374.343579                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data     2.762229                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data     8.233144                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data     4.056219                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data     1.851513                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 10916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     2.873755                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data     6.641006                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  2590.625000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data     6.709812                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data     4.517954                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    10.074849                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 125190.330060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 121016.129032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 125143.329804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 125356.126345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 135142.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125244.122692                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 127370.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 132328.859060                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 128322.566159                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       138800                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 125169.491525                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 128654.731943                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 127181.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 130173.184358                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 127284.870892                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 127047.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 127332.635983                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 127651.658474                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 132923.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 129327.586207                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127960.879750                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 127370.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 132328.859060                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 128322.566159                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       138800                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 125169.491525                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 128654.731943                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 127181.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 130173.184358                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 127284.870892                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 127047.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 127332.635983                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 127651.658474                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 132923.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 129327.586207                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127960.879750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                45748                       # number of writebacks
system.l2.writebacks::total                     45748                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                112                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 112                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                112                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          294                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        16116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         3141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          323                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         6049                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        11654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst           78                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            37987                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data      3588949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data       324967                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data      1094862                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data      2642704                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       7651488                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data       294609                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data          960                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        77722                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data       216691                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       589984                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         7332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         3778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         8643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19822                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        23448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         3203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         9827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        20297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        23448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         3203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         9827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        20297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57809                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3142000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     35813000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   1913889499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       639000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst      3853500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    370210999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1278000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     38817500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    711505996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      2437000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     25284000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   1379329622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst      9510000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      2562500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4498385616                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data 195571891039                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data  17613033161                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data  59568524751                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data 143956387539                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       326500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 416710162990                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data  16007374996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     52194499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   4223048992                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data  11774690974                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  32057428461                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    837243500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data      6821000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    431233500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    988380000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2264547000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     35813000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   2751132999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       639000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst      3853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    377031999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     38817500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   1142739496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      2437000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     25284000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   2367709622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst      9510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      3431500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6762932616                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     35813000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   2751132999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       639000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst      3853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    377031999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     38817500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   1142739496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      2437000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     25284000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   2367709622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst      9510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      3431500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6762932616                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      3906500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      4182500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      4023000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      3961500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        40000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     16113500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1902000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1925000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1920000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1880499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        54500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      7681999                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      5808500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      6107500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      5943000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      5841999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data        94500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     23795499                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.004744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.001295                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.207531                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.004822                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.003019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.587872                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.002782                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.004376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.416827                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.003992                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.001170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.199575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.281588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.323529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.057100                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997844                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.999929                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.999840                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.998897                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998581                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.999963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.994819                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999961                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.999945                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999947                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.763670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.402597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.786101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.799833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.780978                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.004744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.001295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.268723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.004822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.003019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.582681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.002782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.004376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.508697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.003992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.001170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.293309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.281588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.353659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.004744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.001295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.268723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.004822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.003019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.582681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.002782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.004376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.508697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.003992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.001170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.293309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.281588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.353659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083701                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 116370.370370                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 121812.925170                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118757.104679                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       127800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 116772.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 117864.055715                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 116181.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 120178.018576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 117623.738800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 116047.619048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 119264.150943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118356.754934                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 121923.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 116477.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118419.080633                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54492.803057                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54199.451517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54407.336040                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54473.140972                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54461.323469                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54334.304098                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54369.269792                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54335.310363                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54338.624927                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        59500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54336.098031                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 114190.330060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 110016.129032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 114143.329804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 114356.126345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 124142.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114244.122692                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 116370.370370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 121812.925170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 117329.111182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       127800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 116772.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 117712.144552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 116181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 120178.018576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 116285.692073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 116047.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 119264.150943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 116653.181357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 121923.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 118327.586207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116987.538549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 116370.370370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 121812.925170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 117329.111182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       127800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 116772.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 117712.144552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 116181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 120178.018576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 116285.692073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 116047.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 119264.150943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 116653.181357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 121923.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 118327.586207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116987.538549                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1823                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        14388                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        14388    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         14388                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        11473                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        11473    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        11473                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     3969969.230769                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    15639788.405537                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07        91177     98.44%     98.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07          567      0.61%     99.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          217      0.23%     99.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          378      0.41%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08           93      0.10%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08           55      0.06%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08          127      0.14%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            6      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        3976283.997083      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3683072                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        92625                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    3164588.394062                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   13905506.070908                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        91560     98.85%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          410      0.44%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          194      0.21%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          214      0.23%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           73      0.08%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           53      0.06%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08          116      0.13%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          92625                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       3170911.677107      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                2937088                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           14387                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99313.463543                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98140.648780                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      18984.026926                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        13252     92.11%     92.11% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          180      1.25%     93.36% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          188      1.31%     94.67% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          187      1.30%     95.97% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          201      1.40%     97.37% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          222      1.54%     98.91% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            0      0.00%     98.91% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            0      0.00%     98.91% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          157      1.09%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             14387                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               14388                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           64377284.890186                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          80603538.561921                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             14386     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             74000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         709161000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 14388                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             11473                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         80733854.440861                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        107344147.178779                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           11471     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           56000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value      1144771000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               11473                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 25861                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             35816864.661073                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            42143998.953559                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               25855     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               56000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           440247000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   25861                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        92625                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.001339                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.036564                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            92501     99.87%     99.87% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              124      0.13%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        92625                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        92625                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           92625    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        92625                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             92625                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.155077                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.610735                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 91176     98.44%     98.44% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                   781      0.84%     99.28% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   384      0.41%     99.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   147      0.16%     99.85% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   125      0.13%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   9      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               92625                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            92625                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.123617                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.543184                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  84281     90.99%     90.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   7279      7.86%     98.85% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    410      0.44%     99.29% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    194      0.21%     99.50% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                    116      0.13%     99.63% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     98      0.11%     99.73% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     73      0.08%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     53      0.06%     99.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                    104      0.11%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                     12      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              92625                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        14269                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        14269    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         14269                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        11478                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.977784                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.876353                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     2.380165                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        11477     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        11478                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     3937079.622132                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    15729054.139074                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        91168     98.43%     98.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07          522      0.56%     98.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          251      0.27%     99.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          383      0.41%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08          109      0.12%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08           66      0.07%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08          118      0.13%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        3943671.116590      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3652864                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        92625                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    3166246.693657                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   13901566.232678                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        91597     98.89%     98.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          422      0.46%     99.35% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          146      0.16%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          202      0.22%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           89      0.10%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           37      0.04%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08          126      0.14%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          92625                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       3172018.278090      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                2938113                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           14269                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99083.460649                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      97969.296658                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      18423.151742                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            0      0.00%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        13191     92.45%     92.46% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          175      1.23%     93.69% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          171      1.20%     94.88% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          184      1.29%     96.17% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          165      1.16%     97.33% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          243      1.70%     99.03% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            0      0.00%     99.03% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            1      0.01%     99.04% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          137      0.96%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             14269                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               14269                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           64914130.492676                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          82988184.479316                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             14269    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value            130000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         967760000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 14269                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             11478                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         80698752.744381                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        107250076.618969                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           11476     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           86000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      1410053000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               11478                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 25747                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             35975450.537927                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            42584932.111074                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               25745     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               86000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           439837000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   25747                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        92625                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.001447                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.038008                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            92491     99.86%     99.86% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              134      0.14%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        92625                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        92625                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           92625    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        92625                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             92625                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.153803                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.614932                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                 91164     98.42%     98.42% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   777      0.84%     99.26% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   384      0.41%     99.68% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   175      0.19%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   117      0.13%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               92625                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            92625                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.123682                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.543030                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  84216     90.92%     90.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   7381      7.97%     98.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    422      0.46%     99.35% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    146      0.16%     99.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                    105      0.11%     99.62% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     97      0.10%     99.72% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     89      0.10%     99.82% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     37      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                    113      0.12%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                     13      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              92625                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        14239                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        14239    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         14239                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        11428                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        11428    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        11428                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     3928511.740891                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    15595453.440202                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07        91195     98.46%     98.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07          528      0.57%     99.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          237      0.26%     99.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          369      0.40%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08          100      0.11%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08           66      0.07%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08          122      0.13%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        3935379.706295      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   3645184                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        92625                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    3154085.829960                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   13863561.128894                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        91542     98.83%     98.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          437      0.47%     99.30% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          186      0.20%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          226      0.24%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           63      0.07%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           58      0.06%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08          103      0.11%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          92625                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       3158474.561664      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                2925568                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           14239                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       98666.661985                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      97689.237664                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      17236.582561                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            2      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        13198     92.69%     92.70% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          187      1.31%     94.02% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          194      1.36%     95.38% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          180      1.26%     96.64% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          176      1.24%     97.88% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          185      1.30%     99.18% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            0      0.00%     99.18% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            0      0.00%     99.18% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          116      0.81%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             14239                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               14239                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           65050893.250931                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          81857882.970190                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             14238     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             61000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         856408000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 14239                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             11428                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         81051775.813791                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        106422951.242099                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           11427     99.99%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           84000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      1143580000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               11428                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 25667                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             36087571.356216                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            42539853.133492                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               25662     99.98%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               61000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           574926000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   25667                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        92625                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.001490                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.038570                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            92487     99.85%     99.85% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              138      0.15%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        92625                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        92625                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           92625    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        92625                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             92625                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.153447                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.608659                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                 91191     98.45%     98.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   770      0.83%     99.28% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   366      0.40%     99.68% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   171      0.18%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                   118      0.13%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   5      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               92625                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            92625                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.123206                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.541545                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  84298     91.01%     91.01% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   7244      7.82%     98.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    437      0.47%     99.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    186      0.20%     99.50% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                    133      0.14%     99.65% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     93      0.10%     99.75% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     63      0.07%     99.82% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     58      0.06%     99.88% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     99      0.11%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      4      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              92625                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        14298                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        14298    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         14298                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        11370                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        11370    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        11370                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     3947029.419703                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    15678797.610760                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07        91160     98.42%     98.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07          533      0.58%     98.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          245      0.26%     99.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          395      0.43%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08          107      0.12%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08           56      0.06%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08          120      0.13%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        3951686.146542      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3660288                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        92625                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    3136120.917679                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   13876052.122663                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        91594     98.89%     98.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          422      0.46%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          142      0.15%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          214      0.23%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           69      0.07%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           56      0.06%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08          123      0.13%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          92625                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       3142444.501761      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                2910720                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           14298                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       98922.443698                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      97863.200505                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      17958.998416                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            1      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            0      0.00%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        13236     92.57%     92.58% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          167      1.17%     93.75% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          181      1.27%     95.01% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          191      1.34%     96.35% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          185      1.29%     97.64% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          203      1.42%     99.06% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            2      0.01%     99.08% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            0      0.00%     99.08% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          132      0.92%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             14298                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples               14298                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           64792063.155686                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          82149762.001984                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             14297     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             90000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         900093000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 14298                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             11370                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         81465234.036939                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        107049490.374844                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           11370    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      1191479000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               11370                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 25668                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             36086166.082281                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            42337747.576883                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               25665     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               63000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           569044000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   25668                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        92625                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.001425                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.037724                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            92493     99.86%     99.86% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              132      0.14%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        92625                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        92625                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           92625    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        92625                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             92625                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.154181                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.612083                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0                   82540     89.11%     89.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::1                    8618      9.30%     98.42% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2                     538      0.58%     99.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::3                     246      0.27%     99.26% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4                     233      0.25%     99.51% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::5                     160      0.17%     99.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6                     104      0.11%     99.80% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::7                      55      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8                     116      0.13%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::9                       6      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::11                      3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12                      2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::13                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::15                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::17                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               92625                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            92625                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.122505                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.542033                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  84326     91.04%     91.04% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   7268      7.85%     98.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    422      0.46%     99.34% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    142      0.15%     99.50% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                    125      0.13%     99.63% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     89      0.10%     99.73% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     69      0.07%     99.80% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     56      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                    112      0.12%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                     11      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              92625                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       392610                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       392610    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         392610                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        45749                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994426                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.968972                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.192201                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        45748    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         45749                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      15782590.013495                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     48620963.455808                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        91234     98.50%     98.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          274      0.30%     98.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          295      0.32%     99.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          785      0.85%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08           13      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08           13      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            92625                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         15807020.966510      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   14641408                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         92625                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     12621041.835358                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    41161979.429880                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        91478     98.76%     98.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          402      0.43%     99.20% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          402      0.43%     99.63% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          299      0.32%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           26      0.03%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            8      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            3      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            4      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           92625                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        12643849.018622      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                11711489                       # Number of bytes written
system.Hmon.readLatencyHist::samples            57193                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107642.666061                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106617.073764                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       18217.031745                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151            3      0.01%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            2      0.00%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            0      0.00%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687        53202     93.02%     93.03% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071          736      1.29%     94.32% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455          746      1.30%     95.62% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839          708      1.24%     96.86% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223          756      1.32%     98.18% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607          495      0.87%     99.05% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991            2      0.00%     99.05% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            0      0.00%     99.05% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759          542      0.95%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              57193                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               392610                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            2359236.655969                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1661963.191934                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                    19      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000                18      0.00%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             2873      0.73%      0.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000               11      0.00%      0.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000                7      0.00%      0.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000               11      0.00%      0.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              335      0.09%      0.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000               66      0.02%      0.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000               11      0.00%      0.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000                6      0.00%      0.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000               10      0.00%      0.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             1890      0.48%      1.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000                7      0.00%      1.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000               45      0.01%      1.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000               10      0.00%      1.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000               11      0.00%      1.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000               13      0.00%      1.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               13      0.00%      1.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000                6      0.00%      1.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000               9      0.00%      1.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             387239     98.63%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           17908500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 392610                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              45749                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          20246558.285427                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         25549062.708409                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000           1554      3.40%      3.40% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              4      0.01%      3.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              7      0.02%      3.42% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             21      0.05%      3.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              5      0.01%      3.48% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             20      0.04%      3.52% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              8      0.02%      3.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             10      0.02%      3.56% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              7      0.02%      3.58% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              6      0.01%      3.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             10      0.02%      3.61% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             11      0.02%      3.64% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             11      0.02%      3.66% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              8      0.02%      3.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              9      0.02%      3.70% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              9      0.02%      3.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            10      0.02%      3.74% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            44039     96.26%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        454706000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                45749                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 438359                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              2113016.488768                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1706993.246594                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                      35      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                  27      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               2886      0.66%      0.67% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1648      0.38%      1.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                194      0.04%      1.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                117      0.03%      1.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                381      0.09%      1.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               4050      0.92%      2.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                 68      0.02%      2.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                108      0.02%      2.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                109      0.02%      2.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               1946      0.44%      2.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                 77      0.02%      2.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                125      0.03%      2.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                 46      0.01%      2.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                 47      0.01%      2.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                 51      0.01%      2.72% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                 37      0.01%      2.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                251      0.06%      2.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               138      0.03%      2.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               426018     97.18%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             17481000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   438359                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        92625                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.006219                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.078613                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             92049     99.38%     99.38% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               576      0.62%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         92625                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        92625                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            92625    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        92625                       # Outstanding write transactions
system.Hmon.readTransHist::samples              92625                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              4.237657                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             1.985196                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                  89863     97.02%     97.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                  1860      2.01%     99.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  874      0.94%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                   15      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                    6      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    3      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                92625                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             92625                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.493009                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.607890                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 91257     98.52%     98.52% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   393      0.42%     98.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  296      0.32%     99.27% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 336      0.36%     99.63% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 292      0.32%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  30      0.03%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   3      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   8      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   3      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   4      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               92625                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    77336264                       # DTB read hits
system.cpu0.dtb.read_misses                      2007                       # DTB read misses
system.cpu0.dtb.write_hits                   24360555                       # DTB write hits
system.cpu0.dtb.write_misses                     1694                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      23                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                77338271                       # DTB read accesses
system.cpu0.dtb.write_accesses               24362249                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        101696819                       # DTB hits
system.cpu0.dtb.misses                           3701                       # DTB misses
system.cpu0.dtb.accesses                    101700520                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   303856556                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               303856556                       # ITB inst accesses
system.cpu0.itb.hits                        303856556                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    303856556                       # DTB accesses
system.cpu0.numCycles                      1852519506                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  290751077                       # Number of instructions committed
system.cpu0.committedOps                    306890645                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            244821202                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                    4028577                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     43236984                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   244821202                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          355703340                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         160276976                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1153561720                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          192141583                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    102851104                       # number of memory refs
system.cpu0.num_load_insts                   77410639                       # Number of load instructions
system.cpu0.num_store_insts                  25440465                       # Number of store instructions
system.cpu0.num_idle_cycles                711.013968                       # Number of idle cycles
system.cpu0.num_busy_cycles              1852518794.986032                       # Number of busy cycles
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.Branches                         56810402                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                205197345     66.61%     66.61% # Class of executed instruction
system.cpu0.op_class::IntMult                    2431      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 6      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.61% # Class of executed instruction
system.cpu0.op_class::MemRead                77410639     25.13%     91.74% # Class of executed instruction
system.cpu0.op_class::MemWrite               25440465      8.26%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 308050887                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           227107                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          298984015                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           227107                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1316.489650                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        607940219                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       607940219                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    303629449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      303629449                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    303629449                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       303629449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    303629449                       # number of overall hits
system.cpu0.icache.overall_hits::total      303629449                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst       227107                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       227107                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst       227107                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        227107                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst       227107                       # number of overall misses
system.cpu0.icache.overall_misses::total       227107                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst   3066936825                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3066936825                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst   3066936825                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3066936825                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst   3066936825                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3066936825                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    303856556                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    303856556                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    303856556                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    303856556                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    303856556                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    303856556                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000747                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000747                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000747                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000747                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000747                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 13504.369416                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13504.369416                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 13504.369416                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13504.369416                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 13504.369416                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13504.369416                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst       227107                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       227107                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst       227107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       227107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst       227107                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       227107                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst   2612562175                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2612562175                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst   2612562175                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2612562175                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst   2612562175                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2612562175                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000747                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000747                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000747                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000747                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 11503.662040                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11503.662040                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 11503.662040                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11503.662040                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 11503.662040                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11503.662040                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              2717                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            74098                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          200.618727                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           84038739                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            74098                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1134.156644                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   200.618727                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.783667                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.783667                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        208802513                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       208802513                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     71329080                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       71329080                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data     18498042                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18498042                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         4772                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         4772                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data      1137451                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1137451                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       787883                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       787883                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     89827122                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89827122                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     89831894                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89831894                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      4625596                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4625596                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data      4585787                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4585787                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          927                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          927                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       238243                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       238243                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       488745                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       488745                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      9211383                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9211383                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      9212310                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9212310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 196881251399                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 196881251399                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data 273243477219                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 273243477219                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   6166375997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   6166375997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data  23799092500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total  23799092500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      6344500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      6344500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 470124728618                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 470124728618                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 470124728618                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 470124728618                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     75954676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     75954676                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     23083829                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23083829                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         5699                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         5699                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data      1375694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1375694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data      1276628                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1276628                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     99038505                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     99038505                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     99044204                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     99044204                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.060899                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060899                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.198658                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.198658                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.162660                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.162660                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.173180                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.173180                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.382841                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.382841                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.093008                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.093008                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.093012                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.093012                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 42563.434290                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42563.434290                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 59584.860182                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59584.860182                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 25882.716374                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25882.716374                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 48694.293548                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 48694.293548                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 51037.366334                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51037.366334                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 51032.230637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51032.230637                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        52661                       # number of writebacks
system.cpu0.dcache.writebacks::total            52661                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::system.cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          920                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          920                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      4625596                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      4625596                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data      4585786                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4585786                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          927                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          927                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       237323                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       237323                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       488745                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       488745                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      9211382                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9211382                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      9212309                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9212309                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 185216443597                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 185216443597                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data 263968050281                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 263968050281                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      9597003                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      9597003                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   5682257000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   5682257000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data  22822048500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total  22822048500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      5898500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      5898500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 449184493878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 449184493878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 449194090881                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 449194090881                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      6870001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      6870001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      3242502                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      3242502                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data     10112503                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     10112503                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.060899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.198658                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.198658                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.162660                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.162660                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.172511                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.172511                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.382841                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.382841                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.093008                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.093008                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.093012                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.093012                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 40041.638655                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40041.638655                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 57562.226035                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57562.226035                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 10352.754045                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 10352.754045                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 23943.136569                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23943.136569                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 46695.206089                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 46695.206089                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 48764.071871                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48764.071871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 48760.206684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48760.206684                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry           1047592                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    95205515                       # DTB read hits
system.cpu1.dtb.read_misses                       442                       # DTB read misses
system.cpu1.dtb.write_hits                    9266455                       # DTB write hits
system.cpu1.dtb.write_misses                      143                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                95205957                       # DTB read accesses
system.cpu1.dtb.write_accesses                9266598                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        104471970                       # DTB hits
system.cpu1.dtb.misses                            585                       # DTB misses
system.cpu1.dtb.accesses                    104472555                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   371709346                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               371709346                       # ITB inst accesses
system.cpu1.itb.hits                        371709346                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    371709346                       # DTB accesses
system.cpu1.numCycles                      1852519547                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  367842121                       # Number of instructions committed
system.cpu1.committedOps                    375813484                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            282669187                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                    1994137                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     63421592                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   282669187                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          355522136                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         182920655                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          1413672409                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          272071507                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    104480743                       # number of memory refs
system.cpu1.num_load_insts                   95209450                       # Number of load instructions
system.cpu1.num_store_insts                   9271293                       # Number of store instructions
system.cpu1.num_idle_cycles               9793.023773                       # Number of idle cycles
system.cpu1.num_busy_cycles              1852509753.976228                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999995                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000005                       # Percentage of idle cycles
system.cpu1.Branches                         80328541                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                271340727     72.20%     72.20% # Class of executed instruction
system.cpu1.op_class::IntMult                    2397      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                22      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     72.20% # Class of executed instruction
system.cpu1.op_class::MemRead                95209450     25.33%     97.53% # Class of executed instruction
system.cpu1.op_class::MemWrite                9271293      2.47%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 375823889                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            10929                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          366369271                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10929                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         33522.670967                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        743429621                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       743429621                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    371698417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      371698417                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    371698417                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       371698417                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    371698417                       # number of overall hits
system.cpu1.icache.overall_hits::total      371698417                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        10929                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10929                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        10929                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10929                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        10929                       # number of overall misses
system.cpu1.icache.overall_misses::total        10929                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    186531274                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    186531274                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    186531274                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    186531274                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    186531274                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    186531274                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    371709346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    371709346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    371709346                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    371709346                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    371709346                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    371709346                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 17067.551835                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17067.551835                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 17067.551835                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17067.551835                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 17067.551835                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17067.551835                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        10929                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10929                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        10929                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10929                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        10929                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10929                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    164485726                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    164485726                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    164485726                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    164485726                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    164485726                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    164485726                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 15050.391253                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15050.391253                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 15050.391253                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15050.391253                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 15050.391253                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15050.391253                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1914                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             5493                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          243.708647                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          114938403                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5493                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         20924.522665                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   243.708647                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.951987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.951987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        218413137                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       218413137                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     85739625                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       85739625                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      8464621                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8464621                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         1148                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1148                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       272081                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       272081                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         2836                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2836                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     94204246                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        94204246                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     94205394                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94205394                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      8478927                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8478927                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       601254                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       601254                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          206                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          206                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       713319                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       713319                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       197644                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       197644                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      9080181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9080181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      9080387                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9080387                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 385207669637                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 385207669637                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data  23473097892                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23473097892                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data  14102260133                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total  14102260133                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data     78016998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     78016998                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data   5658235000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total   5658235000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 408680767529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 408680767529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 408680767529                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 408680767529                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     94218552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     94218552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      9065875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9065875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         1354                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1354                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       985400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       985400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       200480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       200480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data    103284427                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    103284427                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data    103285781                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    103285781                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.089992                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.089992                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.066321                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.066321                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.152142                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.152142                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.723888                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.723888                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.985854                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.985854                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.087914                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.087914                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.087915                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.087915                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 45431.181285                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45431.181285                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 39040.235727                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39040.235727                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 19769.920797                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19769.920797                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data   394.734968                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total   394.734968                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 45007.997916                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45007.997916                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 45006.976853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45006.976853                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu1.dcache.writebacks::total              949                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          202                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          202                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      8478927                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8478927                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       601254                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       601254                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          206                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          206                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       713117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       713117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       197639                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       197639                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      9080181                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9080181                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      9080387                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9080387                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 364039264363                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 364039264363                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data  22270168108                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22270168108                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3156502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3156502                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data  12312471365                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total  12312471365                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data     74757002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     74757002                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data   5266215000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total   5266215000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 386309432471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 386309432471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 386312588973                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 386312588973                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      7756015                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      7756015                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      3412500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3412500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data     11168515                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     11168515                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.089992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.066321                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.066321                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.152142                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.152142                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.723683                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.723683                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.985829                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.985829                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.087914                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.087914                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.087915                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.087915                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 42934.591177                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42934.591177                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 37039.534220                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37039.534220                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 15322.825243                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 15322.825243                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 17265.710066                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17265.710066                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data   378.250254                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total   378.250254                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 42544.243608                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42544.243608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 42543.626056                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42543.626056                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry           2093716                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    90579839                       # DTB read hits
system.cpu2.dtb.read_misses                      1284                       # DTB read misses
system.cpu2.dtb.write_hits                   14167864                       # DTB write hits
system.cpu2.dtb.write_misses                     1161                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      24                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    16                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                90581123                       # DTB read accesses
system.cpu2.dtb.write_accesses               14169025                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                        104747703                       # DTB hits
system.cpu2.dtb.misses                           2445                       # DTB misses
system.cpu2.dtb.accesses                    104750148                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   356510149                       # ITB inst hits
system.cpu2.itb.inst_misses                        15                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               356510164                       # ITB inst accesses
system.cpu2.itb.hits                        356510149                       # DTB hits
system.cpu2.itb.misses                             15                       # DTB misses
system.cpu2.itb.accesses                    356510164                       # DTB accesses
system.cpu2.numCycles                      1852519534                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  349638961                       # Number of instructions committed
system.cpu2.committedOps                    360458331                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            275339951                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                    2648783                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     58293617                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   275339951                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          360455846                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         178628518                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          1353682834                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          252932112                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    105034802                       # number of memory refs
system.cpu2.num_load_insts                   90602635                       # Number of load instructions
system.cpu2.num_store_insts                  14432167                       # Number of store instructions
system.cpu2.num_idle_cycles                679.005979                       # Number of idle cycles
system.cpu2.num_busy_cycles              1852518854.994020                       # Number of busy cycles
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.Branches                         74425617                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                255711929     70.88%     70.88% # Class of executed instruction
system.cpu2.op_class::IntMult                    2454      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 6      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     70.88% # Class of executed instruction
system.cpu2.op_class::MemRead                90602635     25.12%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite               14432167      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 360749192                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            73806                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           59328487                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            73806                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           803.843685                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        713094104                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       713094104                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    356436343                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      356436343                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    356436343                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       356436343                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    356436343                       # number of overall hits
system.cpu2.icache.overall_hits::total      356436343                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        73806                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        73806                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        73806                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         73806                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        73806                       # number of overall misses
system.cpu2.icache.overall_misses::total        73806                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst   1057557795                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1057557795                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst   1057557795                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1057557795                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst   1057557795                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1057557795                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    356510149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    356510149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    356510149                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    356510149                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    356510149                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    356510149                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000207                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000207                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000207                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000207                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000207                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000207                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 14328.886473                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14328.886473                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 14328.886473                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14328.886473                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 14328.886473                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14328.886473                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        73806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        73806                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        73806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        73806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        73806                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        73806                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    909766205                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    909766205                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    909766205                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    909766205                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    909766205                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    909766205                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 12326.453202                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12326.453202                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 12326.453202                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12326.453202                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 12326.453202                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12326.453202                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              2419                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            19386                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          198.132122                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           69810250                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            19386                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          3601.065202                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   198.132122                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.773954                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.773954                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        217921034                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       217921034                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     81955103                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       81955103                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     12110721                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      12110721                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         2678                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         2678                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       550017                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       550017                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       184145                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       184145                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     94065824                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        94065824                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     94068502                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94068502                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      7505214                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7505214                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data      1597866                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1597866                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          584                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          584                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       566042                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       566042                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       275030                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       275030                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      9103080                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9103080                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      9103664                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9103664                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 341039511039                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 341039511039                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data  79961166541                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  79961166541                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data  10994172923                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  10994172923                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   6123723500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   6123723500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data   4218467500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total   4218467500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 421000677580                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 421000677580                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 421000677580                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 421000677580                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     89460317                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     89460317                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     13708587                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13708587                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         3262                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3262                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data      1116059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1116059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       459175                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       459175                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data    103168904                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    103168904                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data    103172166                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    103172166                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.083894                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.083894                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.116559                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.116559                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.179031                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.179031                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.507179                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.507179                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.598966                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.598966                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.088235                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.088235                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.088238                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.088238                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 45440.344678                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45440.344678                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 50042.473237                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50042.473237                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 19422.892512                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19422.892512                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 22265.656474                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 22265.656474                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 46248.157501                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46248.157501                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 46245.190681                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46245.190681                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9647                       # number of writebacks
system.cpu2.dcache.writebacks::total             9647                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          566                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          566                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      7505214                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7505214                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data      1597866                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1597866                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          584                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          584                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       565476                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       565476                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       275029                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       275029                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      9103080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9103080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      9103664                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9103664                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 321961362961                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 321961362961                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data  76738821459                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  76738821459                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      8764007                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      8764007                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   9605551571                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   9605551571                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   5863255500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   5863255500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data   3928877500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total   3928877500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 398700184420                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 398700184420                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 398708948427                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 398708948427                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      7335517                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      7335517                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      3595004                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      3595004                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data     10930521                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     10930521                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.083894                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.083894                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.116559                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.116559                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.179031                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.179031                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.506672                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.506672                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.598963                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.598963                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.088235                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.088235                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.088238                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.088238                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 42898.358789                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42898.358789                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 48025.817846                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48025.817846                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 15006.861301                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 15006.861301                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 16986.665342                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16986.665342                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 21318.680939                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 21318.680939                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43798.383011                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43798.383011                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43796.536035                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43796.536035                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry           1976439                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    82240018                       # DTB read hits
system.cpu3.dtb.read_misses                      1788                       # DTB read misses
system.cpu3.dtb.write_hits                   22320017                       # DTB write hits
system.cpu3.dtb.write_misses                     1634                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      55                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                82241806                       # DTB read accesses
system.cpu3.dtb.write_accesses               22321651                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                        104560035                       # DTB hits
system.cpu3.dtb.misses                           3422                       # DTB misses
system.cpu3.dtb.accesses                    104563457                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   327595859                       # ITB inst hits
system.cpu3.itb.inst_misses                        10                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               327595869                       # ITB inst accesses
system.cpu3.itb.hits                        327595859                       # DTB hits
system.cpu3.itb.misses                             10                       # DTB misses
system.cpu3.itb.accesses                    327595869                       # DTB accesses
system.cpu3.numCycles                      1852519591                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  315475983                       # Number of instructions committed
system.cpu3.committedOps                    330957173                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            260230337                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                    3728793                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     49103554                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   260230337                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads          365915273                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         169576061                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          1239886883                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          217311813                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    105337006                       # number of memory refs
system.cpu3.num_load_insts                   82287614                       # Number of load instructions
system.cpu3.num_store_insts                  23049392                       # Number of store instructions
system.cpu3.num_idle_cycles               3872.012002                       # Number of idle cycles
system.cpu3.num_busy_cycles              1852515718.987998                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999998                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000002                       # Percentage of idle cycles
system.cpu3.Branches                         63766392                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                226401678     68.25%     68.25% # Class of executed instruction
system.cpu3.op_class::IntMult                    2454      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                10      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.25% # Class of executed instruction
system.cpu3.op_class::MemRead                82287614     24.80%     93.05% # Class of executed instruction
system.cpu3.op_class::MemWrite               23049392      6.95%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 331741150                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           181188                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          321184731                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           181188                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1772.660060                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        655372906                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       655372906                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    327414671                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      327414671                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    327414671                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       327414671                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    327414671                       # number of overall hits
system.cpu3.icache.overall_hits::total      327414671                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst       181188                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       181188                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst       181188                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        181188                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst       181188                       # number of overall misses
system.cpu3.icache.overall_misses::total       181188                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst   2484567819                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2484567819                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst   2484567819                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2484567819                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst   2484567819                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2484567819                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    327595859                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    327595859                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    327595859                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    327595859                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    327595859                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    327595859                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000553                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000553                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000553                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000553                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000553                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000553                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 13712.651053                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13712.651053                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 13712.651053                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13712.651053                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 13712.651053                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13712.651053                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst       181188                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       181188                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst       181188                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       181188                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst       181188                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       181188                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst   2122036181                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2122036181                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst   2122036181                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2122036181                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst   2122036181                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2122036181                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000553                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000553                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000553                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000553                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000553                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000553                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 11711.792067                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 11711.792067                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 11711.792067                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 11711.792067                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 11711.792067                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 11711.792067                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              4197                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            86190                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          217.791976                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96799634                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            86190                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1123.095881                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   217.791976                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.850750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.850750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          232                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        215690326                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       215690326                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     75143829                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       75143829                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data     17901484                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17901484                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         5871                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         5871                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       952661                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       952661                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       505968                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       505968                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     93045313                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93045313                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     93051184                       # number of overall hits
system.cpu3.dcache.overall_hits::total       93051184                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      5737815                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5737815                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data      3492240                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      3492240                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          889                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          889                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       398755                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       398755                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       420221                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       420221                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      9230055                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9230055                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      9230944                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9230944                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 251896052480                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 251896052480                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data 194608137149                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 194608137149                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   8177768007                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   8177768007                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data  17145029499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total  17145029499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data   1518600000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total   1518600000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 446504189629                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 446504189629                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 446504189629                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 446504189629                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     80881644                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80881644                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data     21393724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     21393724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         6760                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         6760                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data      1351416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1351416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       926189                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       926189                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data    102275368                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    102275368                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data    102282128                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    102282128                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.070941                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070941                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.163237                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.163237                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.131509                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.131509                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.295065                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.295065                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.453710                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.453710                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.090247                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.090247                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.090250                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.090250                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 43901.041159                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43901.041159                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 55725.877130                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 55725.877130                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 20508.251952                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20508.251952                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 40800.030220                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 40800.030220                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 48375.030228                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48375.030228                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 48370.371397                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48370.371397                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        55516                       # number of writebacks
system.cpu3.dcache.writebacks::total            55516                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          875                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          875                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      5737815                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5737815                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data      3492240                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      3492240                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          889                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          889                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       397880                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       397880                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       420216                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       420216                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      9230055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9230055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      9230944                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9230944                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 237733034508                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 237733034508                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data 187525639851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 187525639851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data     13421004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     13421004                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   7253728489                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   7253728489                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data  16408858501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total  16408858501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data   1414338000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total   1414338000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 425258674359                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 425258674359                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 425272095363                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 425272095363                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      7080504                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      7080504                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      3397001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      3397001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data     10477505                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10477505                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.070941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.163237                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.163237                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.131509                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.131509                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.294417                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.294417                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.453704                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.453704                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.090247                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.090247                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.090250                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.090250                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 41432.676813                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41432.676813                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 53697.809959                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53697.809959                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 15096.742407                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 15096.742407                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 18230.945232                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18230.945232                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 39048.628565                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 39048.628565                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 46073.254640                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46073.254640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 46070.271401                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46070.271401                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry           1149535                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                          65                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                         63                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                      65                       # DTB read accesses
system.cpu4.dtb.write_accesses                     63                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              128                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          128                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         287                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu4.itb.hits                              287                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          287                       # DTB accesses
system.cpu4.numCycles                       319981236                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        281                       # Number of instructions committed
system.cpu4.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         32                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         342                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          134                       # number of memory refs
system.cpu4.num_load_insts                         68                       # Number of load instructions
system.cpu4.num_store_insts                        66                       # Number of store instructions
system.cpu4.num_idle_cycles              319981080.372445                       # Number of idle cycles
system.cpu4.num_busy_cycles                155.627555                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu4.Branches                               58                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       379                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          287                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          287                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          287                       # number of overall hits
system.cpu4.icache.overall_hits::total            287                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          287                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          287                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          183.009627                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   183.009627                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.714881                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.714881                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data           58                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data           60                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            2                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          118                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          120                       # number of overall hits
system.cpu4.dcache.overall_hits::total            120                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            3                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            1                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            4                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            4                       # number of overall misses
system.cpu4.dcache.overall_misses::total            4                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        18000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        18000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        22000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        22000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        22000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        22000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          122                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          124                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.049180                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.032787                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.032258                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data         6000                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total         6000                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data         4000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data         5500                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total         5500                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data         5500                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total         5500                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            3                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            4                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            4                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        12000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        12000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        14000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        14000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        14000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        14000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.032787                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.032258                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         4000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         4000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data         3500                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total         3500                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data         3500                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total         3500                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 1                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                          65                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                         63                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                      65                       # DTB read accesses
system.cpu5.dtb.write_accesses                     63                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              128                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          128                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                         287                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu5.itb.hits                              287                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                          287                       # DTB accesses
system.cpu5.numCycles                       139902595                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                        281                       # Number of instructions committed
system.cpu5.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                         32                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                         342                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu5.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          134                       # number of memory refs
system.cpu5.num_load_insts                         68                       # Number of load instructions
system.cpu5.num_store_insts                        66                       # Number of store instructions
system.cpu5.num_idle_cycles              139902520.083991                       # Number of idle cycles
system.cpu5.num_busy_cycles                 74.916009                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000001                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999999                       # Percentage of idle cycles
system.cpu5.Branches                               58                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu5.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                       379                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                1                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                176                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  176                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses              575                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses             575                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst          286                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            286                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst          286                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             286                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst          286                       # number of overall hits
system.cpu5.icache.overall_hits::total            286                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst            1                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst            1                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst            1                       # number of overall misses
system.cpu5.icache.overall_misses::total            1                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst        13000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total        13000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst        13000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total        13000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst        13000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total        13000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst          287                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst          287                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.003484                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003484                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.003484                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003484                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.003484                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003484                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst        13000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst        13000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst        13000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst            1                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst            1                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst            1                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst        11000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total        11000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst        11000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total        11000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.003484                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.003484                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.003484                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.003484                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.003484                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total        11000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          201.123354                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   201.123354                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.785638                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.785638                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          201                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data           57                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total             57                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data           60                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            2                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            2                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          117                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             117                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          119                       # number of overall hits
system.cpu5.dcache.overall_hits::total            119                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data            4                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            1                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data            5                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data            5                       # number of overall misses
system.cpu5.dcache.overall_misses::total            5                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data        26000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data        21500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data        47500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total        47500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data        47500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total        47500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          122                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          124                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.065574                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.065574                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.040984                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.040984                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.040323                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.040323                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data         6500                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total         6500                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        21500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data         9500                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total         9500                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data         9500                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total         9500                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data            4                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            1                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data            5                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data            5                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data        18000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total        18000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data        37500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total        37500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data        37500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total        37500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.040984                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.040984                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.040323                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.040323                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data         4500                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total         4500                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data         7500                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total         7500                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data         7500                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total         7500                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                       319980836                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              319980677.954457                       # Number of idle cycles
system.cpu6.num_busy_cycles                158.045543                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          183.009626                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   183.009626                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.714881                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.714881                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              260                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             260                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           57                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             57                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          117                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             117                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          119                       # number of overall hits
system.cpu6.dcache.overall_hits::total            119                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            4                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            5                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            5                       # number of overall misses
system.cpu6.dcache.overall_misses::total            5                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        26000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        21500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        47500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        47500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        47500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        47500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.065574                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.065574                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.040984                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.040984                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.040323                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.040323                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data         6500                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total         6500                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        21500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data         9500                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total         9500                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data         9500                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total         9500                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            4                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            5                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            5                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        18000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        18000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        37500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        37500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        37500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        37500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.040984                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.040984                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.040323                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.040323                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data         4500                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total         4500                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         7500                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         7500                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         7500                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         7500                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        2524                       # DTB read hits
system.cpu7.dtb.read_misses                         2                       # DTB read misses
system.cpu7.dtb.write_hits                       2307                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    2526                       # DTB read accesses
system.cpu7.dtb.write_accesses                   2308                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             4831                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         4834                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       12089                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                112                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   12089                       # ITB inst accesses
system.cpu7.itb.hits                            12089                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        12089                       # DTB accesses
system.cpu7.numCycles                      1852519902                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      11777                       # Number of instructions committed
system.cpu7.committedOps                        14097                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                12937                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                        840                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         1369                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       12937                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              23305                       # number of times the integer registers were read
system.cpu7.num_int_register_writes              8844                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               51360                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               5110                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         5226                       # number of memory refs
system.cpu7.num_load_insts                       2625                       # Number of load instructions
system.cpu7.num_store_insts                      2601                       # Number of store instructions
system.cpu7.num_idle_cycles              1852429022.982694                       # Number of idle cycles
system.cpu7.num_busy_cycles              90879.017306                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000049                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999951                       # Percentage of idle cycles
system.cpu7.Branches                             2276                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                     9260     63.69%     63.69% # Class of executed instruction
system.cpu7.op_class::IntMult                      48      0.33%     64.02% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.04%     64.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     64.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     64.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     64.06% # Class of executed instruction
system.cpu7.op_class::MemRead                    2625     18.05%     82.11% # Class of executed instruction
system.cpu7.op_class::MemWrite                   2601     17.89%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     14540                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              277                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             122632                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           442.714801                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            24455                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           24455                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        11812                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          11812                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        11812                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           11812                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        11812                       # number of overall hits
system.cpu7.icache.overall_hits::total          11812                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          277                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          277                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           277                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          277                       # number of overall misses
system.cpu7.icache.overall_misses::total          277                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     13918999                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     13918999                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     13918999                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     13918999                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     13918999                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     13918999                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        12089                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        12089                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        12089                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        12089                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        12089                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        12089                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022913                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022913                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022913                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022913                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022913                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022913                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 50249.093863                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 50249.093863                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 50249.093863                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 50249.093863                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 50249.093863                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 50249.093863                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          277                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          277                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          277                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     13364001                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     13364001                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     13364001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     13364001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     13364001                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     13364001                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022913                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022913                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022913                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022913                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022913                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022913                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 48245.490975                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 48245.490975                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 48245.490975                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 48245.490975                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 48245.490975                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 48245.490975                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                31                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements               94                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          213.169557                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               6623                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            70.457447                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   213.169557                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.832694                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.832694                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             9810                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            9810                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         2286                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           2286                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         2199                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2199                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           29                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           29                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           59                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           53                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         4485                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4485                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         4514                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4514                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          121                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           34                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           13                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           14                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           19                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          155                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           155                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          168                       # number of overall misses
system.cpu7.dcache.overall_misses::total          168                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      3909998                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      3909998                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1656500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1656500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       366500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       366500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       469000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       469000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      5566498                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      5566498                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      5566498                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      5566498                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         2407                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2407                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         2233                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         2233                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           42                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           42                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data           73                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           73                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         4640                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4640                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         4682                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4682                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.050270                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.050270                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.015226                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.015226                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.309524                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.309524                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.191781                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.191781                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.263889                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.263889                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.033405                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.033405                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.035882                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.035882                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 32314.033058                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 32314.033058                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 48720.588235                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 48720.588235                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 26178.571429                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 26178.571429                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 24684.210526                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 24684.210526                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 35912.890323                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 35912.890323                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 33133.916667                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 33133.916667                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           49                       # number of writebacks
system.cpu7.dcache.writebacks::total               49                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           11                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          121                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          121                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           34                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           13                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           19                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          155                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          155                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          168                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      3666002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      3666002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1588500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1588500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       431000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       431000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      5254502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      5254502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      5613002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      5613002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       141500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       141500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.050270                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.050270                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.015226                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.015226                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.309524                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.309524                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.041096                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.041096                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.263889                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.263889                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.033405                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.033405                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.035882                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.035882                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 30297.537190                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 30297.537190                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 46720.588235                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 46720.588235                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 27576.923077                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 27576.923077                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 22684.210526                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 22684.210526                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 33900.012903                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 33900.012903                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 33410.726190                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 33410.726190                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                29                       # Number of times sendTimingReq failed
sim_ticks.offload_task 926259795000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -224606995.200000
system.mem_ctrls.total_actEnergy                       296611459.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -151520592.000000
system.mem_ctrls.total_preEnergy                       200095032.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -716353996.800000
system.mem_ctrls.total_readEnergy                       944736998.400000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -466457149.440000
system.mem_ctrls.total_writeEnergy                       618214809.600000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -2250451615703.042969
system.mem_ctrls.total_refreshEnergy                       3271709798154.241699
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -656114974130.880127
system.mem_ctrls.total_actBackEnergy                       953488561363.199951
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -7262332939152.000000
system.mem_ctrls.total_preBackEnergy                       10558316562624.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.92626
system.cpu.totalNumCycles                       10042462747.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       2632308356.449309
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       1063074640.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       320.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       275333402.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       345513167.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       72196116.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       1323720762.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       1437621622.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       691411798.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       320.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       12401226.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       1063074640.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       320.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1359684885.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       25.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1359684860.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       493308.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       340517779.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       67254431.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       415491898.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       10156.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       26347684.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       10277184.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       65592405
system.mem_ctrls.total_reads                       57193.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       45748.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       119060.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       399780.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       304625.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       37987.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
