Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date             : Fri Aug 29 02:49:27 2025
| Host             : GIGA_LAPTOP running 64-bit major release  (build 9200)
| Command          : report_power -file toplevel_v1_power_routed.rpt -pb toplevel_v1_power_summary_routed.pb -rpx toplevel_v1_power_routed.rpx
| Design           : toplevel_v1
| Device           : xcu50-fsvh2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.335        |
|   FPGA Power (W)         | 3.991        |
|   HBM Power (W)          | 0.344        |
| Design Power Budget (W)  | 63.000       |
| Power Budget Margin (W)  | 58.665 (MET) |
| Dynamic (W)              | 0.398        |
| Device Static (W)        | 3.937        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 96.7         |
| Junction Temperature (C) | 58.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     0.001 |        1 |       --- |             --- |
|   LUT as Logic |     0.001 |        1 |    871680 |           <0.01 |
| Signals        |     0.002 |        3 |       --- |             --- |
| I/O            |     0.395 |        3 |       416 |            0.72 |
| Static Power   |     3.937 |          |           |                 |
| Total          |     4.335 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------------+-------------+-----------+-------------+------------+-------------+-------------+-------------------+
| Source           | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A)        |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+-------------------+
| Vccint           |       0.850 |     2.589 |       0.003 |      2.586 |       NA    |      42.000 | 39.411 (MET)      |
| Vccint_io        |       0.850 |     0.448 |       0.026 |      0.422 |       NA    |       7.380 | 6.932 (MET)       |
| Vccbram          |       0.850 |     0.068 |       0.000 |      0.068 |       NA    |       1.620 | 1.552 (MET)       |
| Vccaux           |       1.800 |     0.500 |       0.000 |      0.500 |       NA    |       1.190 | 0.690 (MET)       |
| Vccaux_io        |       1.800 |     0.069 |       0.045 |      0.024 |       NA    |       0.056 | -0.013 (VIOLATED) |
| Vcco33           |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco25           |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco18           |       1.800 |     0.163 |       0.163 |      0.000 |       NA    |       0.014 | -0.149 (VIOLATED) |
| Vcco15           |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco135          |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco12           |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vcco10           |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA                |
| Vccadc           |       1.800 |     0.016 |       0.000 |      0.016 |       NA    |       0.020 | 0.004 (MET)       |
| VCC_IO_HBM       |       1.200 |     0.112 |       0.000 |      0.112 |       NA    |       3.840 | 3.728 (MET)       |
| VCC_HBM          |       1.200 |     0.132 |       0.000 |      0.132 |       NA    |       4.160 | 4.028 (MET)       |
| VCCAUX_HBM       |       2.500 |     0.023 |       0.000 |      0.023 |       NA    |       0.200 | 0.177 (MET)       |
| VMGTAVCC (GTY)   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    |       1.400 | 1.400 (MET)       |
| VMGTAVTT (GTY)   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    |       3.600 | 3.600 (MET)       |
| VMGTVCCAUX (GTY) |       1.800 |     0.000 |       0.000 |      0.000 |       NA    |       0.144 | 0.144 (MET)       |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+-------------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 55.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------+-----------+
| Name          | Power (W) |
+---------------+-----------+
| toplevel_v1   |     0.398 |
|   a_IBUF_inst |     0.006 |
|   b_IBUF_inst |     0.007 |
+---------------+-----------+


