
*** Running vivado
    with args -log pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pipeline.tcl -notrace
Command: synth_design -top pipeline -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 358.184 ; gain = 100.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'div' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:23]
WARNING: [Synth 8-6104] Input port 'outclk' has an internal driver [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:32]
INFO: [Synth 8-6155] done synthesizing module 'div' (1#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (2#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'regpc' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regpc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regpc' (3#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regpc.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'aluadd' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/aluadd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aluadd' (5#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/aluadd.v:23]
INFO: [Synth 8-6157] synthesizing module 'regifid' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regifid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regifid' (6#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regifid.v:23]
INFO: [Synth 8-6157] synthesizing module 'registers' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (7#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'CMP' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (8#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'regidex' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regidex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regidex' (9#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regidex.v:23]
INFO: [Synth 8-6157] synthesizing module 'signnext' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/signnext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signnext' (10#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/signnext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (11#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (12#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2data' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2data' (13#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2data.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3data' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux3data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux3data' (14#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux3data.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (15#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'regexmem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regexmem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regexmem' (16#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regexmem.v:23]
INFO: [Synth 8-6157] synthesizing module 'regmemwb' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regmemwb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regmemwb' (17#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regmemwb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (18#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-3876] $readmem data file 'inst_rom.mem' is read successfully [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:32]
INFO: [Synth 8-6155] done synthesizing module 'imem' (19#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-6157] synthesizing module 'dmem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:37]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (20#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (21#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-3848] Net disclk in module/entity pipeline does not have driver. [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:42]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (22#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:23]
WARNING: [Synth 8-3331] design display has unconnected port data[24]
WARNING: [Synth 8-3331] design dmem has unconnected port rst
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[8]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[9]
WARNING: [Synth 8-3331] design CPU has unconnected port address[8]
WARNING: [Synth 8-3331] design CPU has unconnected port address[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.836 ; gain = 159.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DIV:outclk to constant 0 [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:45]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 417.836 ; gain = 159.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 417.836 ; gain = 159.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 787.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 787.250 ; gain = 529.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 787.250 ; gain = 529.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 787.250 ; gain = 529.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "controls" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RAM_reg[127]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[126]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[125]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[124]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[123]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[122]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[121]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[120]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[119]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[118]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[117]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[116]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[115]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[114]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[113]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[112]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[111]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[110]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[109]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[108]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[107]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[106]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[105]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[104]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[103]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[102]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[101]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[100]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[99]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[98]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[97]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[96]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[95]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[94]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[93]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[92]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[91]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[90]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[89]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[88]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[87]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[86]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[85]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[84]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[83]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[82]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[81]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[80]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[79]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[78]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[77]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[76]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[75]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[74]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[73]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[72]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[71]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[70]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[69]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[68]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[67]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[66]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[65]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[64]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[63]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[62]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[61]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[60]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'forwardaE_reg' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'forwardbE_reg' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'io_reg' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 787.250 ; gain = 529.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              153 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 161   
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	  51 Input     32 Bit        Muxes := 2     
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 164   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module regpc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
Module aluadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module regifid 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CMP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module regidex 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
Module signnext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux2data 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3data 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regexmem 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
Module regmemwb 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  51 Input     32 Bit        Muxes := 2     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 128   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "c/controls" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design display has unconnected port data[24]
WARNING: [Synth 8-3331] design dmem has unconnected port rst
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[8]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[7]
WARNING: [Synth 8-3331] design imem has unconnected port addr[6]
WARNING: [Synth 8-3331] design imem has unconnected port readaddr[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[9]
WARNING: [Synth 8-3331] design CPU has unconnected port address[8]
WARNING: [Synth 8-3331] design CPU has unconnected port address[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[5]
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[43]' (FDRE) to 'mips/A2/out_reg[138]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[44]' (FDRE) to 'mips/A2/out_reg[139]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[45]' (FDRE) to 'mips/A2/out_reg[140]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[46]' (FDRE) to 'mips/A2/out_reg[141]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[47]' (FDRE) to 'mips/A2/out_reg[142]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[48]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[49]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[50]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[51]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[52]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[53]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[54]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[55]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[56]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[57]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[58]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[59]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[60]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[61]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[62]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (io_reg)
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[30]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[14]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[13]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[12]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[11]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[10]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[9]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[8]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[7]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[6]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[141]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[138]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[139]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[140]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[22]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[23]' (FDRE) to 'mips/A1/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[149]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[38]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[39]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[40]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[41]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[42]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[150]' (FDRE) to 'mips/A2/out_reg[145]'
WARNING: [Synth 8-3332] Sequential element (io_reg) is unused and will be removed from module pipeline.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 787.250 ; gain = 529.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 787.250 ; gain = 529.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 791.207 ; gain = 533.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 856.309 ; gain = 598.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.309 ; gain = 598.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.309 ; gain = 598.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.309 ; gain = 598.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 856.309 ; gain = 598.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 856.309 ; gain = 598.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 856.309 ; gain = 598.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    54|
|3     |LUT1   |     3|
|4     |LUT2   |   167|
|5     |LUT3   |   156|
|6     |LUT4   |   221|
|7     |LUT5   |   282|
|8     |LUT6   |  3557|
|9     |MUXF7  |  1466|
|10    |MUXF8  |   569|
|11    |FDRE   |  5535|
|12    |LD     |     4|
|13    |IBUF   |    13|
|14    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          | 12062|
|2     |  d          |dmem      |  7813|
|3     |  DIV        |div       |    22|
|4     |  last       |display   |    58|
|5     |  mips       |CPU       |  4101|
|6     |    A1       |regifid   |   297|
|7     |    A2       |regidex   |   796|
|8     |    A5       |regexmem  |   355|
|9     |    A6       |regmemwb  |   167|
|10    |    A7       |regpc     |    53|
|11    |    F        |registers |  2381|
|12    |    h        |hazard    |    36|
|13    |    pcadd    |aluadd    |     8|
|14    |    pcbranch |aluadd_0  |     8|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 856.309 ; gain = 598.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 856.309 ; gain = 229.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 856.309 ; gain = 598.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 856.309 ; gain = 611.203
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/cod/pipeline/pipeline.runs/synth_1/pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_utilization_synth.rpt -pb pipeline_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 856.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 30 20:31:06 2019...

*** Running vivado
    with args -log pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pipeline.tcl -notrace
Command: synth_design -top pipeline -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 358.008 ; gain = 99.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'div' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:23]
WARNING: [Synth 8-6104] Input port 'outclk' has an internal driver [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:32]
INFO: [Synth 8-6155] done synthesizing module 'div' (1#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (2#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'regpc' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regpc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regpc' (3#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regpc.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'aluadd' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/aluadd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aluadd' (5#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/aluadd.v:23]
INFO: [Synth 8-6157] synthesizing module 'regifid' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regifid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regifid' (6#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regifid.v:23]
INFO: [Synth 8-6157] synthesizing module 'registers' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (7#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'CMP' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (8#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'regidex' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regidex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regidex' (9#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regidex.v:23]
INFO: [Synth 8-6157] synthesizing module 'signnext' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/signnext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signnext' (10#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/signnext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (11#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (12#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2data' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2data' (13#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2data.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3data' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux3data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux3data' (14#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux3data.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (15#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'regexmem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regexmem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regexmem' (16#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regexmem.v:23]
INFO: [Synth 8-6157] synthesizing module 'regmemwb' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regmemwb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regmemwb' (17#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regmemwb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (18#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-3876] $readmem data file 'inst_rom.mem' is read successfully [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:32]
INFO: [Synth 8-6155] done synthesizing module 'imem' (19#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-6157] synthesizing module 'dmem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:37]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (20#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (21#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-3848] Net disclk in module/entity pipeline does not have driver. [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:42]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (22#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:23]
WARNING: [Synth 8-3331] design display has unconnected port data[24]
WARNING: [Synth 8-3331] design dmem has unconnected port rst
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[8]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[9]
WARNING: [Synth 8-3331] design CPU has unconnected port address[8]
WARNING: [Synth 8-3331] design CPU has unconnected port address[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.328 ; gain = 159.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DIV:outclk to constant 0 [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:45]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 417.328 ; gain = 159.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 417.328 ; gain = 159.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 787.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 787.441 ; gain = 529.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 787.441 ; gain = 529.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 787.441 ; gain = 529.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "controls" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RAM_reg[127]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[126]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[125]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[124]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[123]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[122]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[121]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[120]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[119]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[118]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[117]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[116]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[115]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[114]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[113]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[112]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[111]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[110]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[109]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[108]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[107]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[106]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[105]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[104]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[103]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[102]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[101]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[100]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[99]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[98]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[97]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[96]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[95]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[94]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[93]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[92]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[91]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[90]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[89]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[88]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[87]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[86]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[85]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[84]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[83]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[82]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[81]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[80]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[79]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[78]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[77]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[76]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[75]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[74]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[73]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[72]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[71]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[70]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[69]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[68]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[67]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[66]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[65]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[64]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[63]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[62]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[61]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[60]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'forwardaE_reg' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'forwardbE_reg' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 787.441 ; gain = 529.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              153 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 161   
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	  51 Input     32 Bit        Muxes := 2     
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 164   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module regpc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
Module aluadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module regifid 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CMP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module regidex 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
Module signnext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux2data 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3data 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regexmem 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
Module regmemwb 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  51 Input     32 Bit        Muxes := 2     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 128   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "c/controls" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design display has unconnected port data[24]
WARNING: [Synth 8-3331] design dmem has unconnected port rst
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[8]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[7]
WARNING: [Synth 8-3331] design imem has unconnected port addr[6]
WARNING: [Synth 8-3331] design imem has unconnected port readaddr[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[9]
WARNING: [Synth 8-3331] design CPU has unconnected port address[8]
WARNING: [Synth 8-3331] design CPU has unconnected port address[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[5]
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[43]' (FDRE) to 'mips/A2/out_reg[138]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[44]' (FDRE) to 'mips/A2/out_reg[139]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[45]' (FDRE) to 'mips/A2/out_reg[140]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[46]' (FDRE) to 'mips/A2/out_reg[141]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[47]' (FDRE) to 'mips/A2/out_reg[142]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[48]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[49]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[50]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[51]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[52]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[53]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[54]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[55]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[56]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[57]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[58]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[59]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[60]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[61]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[62]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[30]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[14]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[13]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[12]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[11]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[10]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[9]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[8]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[7]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[6]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[141]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[138]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[139]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[140]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[22]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[23]' (FDRE) to 'mips/A1/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[149]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[38]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[39]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[40]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[41]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[42]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[150]' (FDRE) to 'mips/A2/out_reg[145]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 787.441 ; gain = 529.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 787.441 ; gain = 529.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 789.000 ; gain = 530.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 852.141 ; gain = 593.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 852.141 ; gain = 593.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 852.141 ; gain = 593.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 852.141 ; gain = 593.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 852.141 ; gain = 593.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 852.141 ; gain = 593.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 852.141 ; gain = 593.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    54|
|3     |LUT1   |     3|
|4     |LUT2   |   168|
|5     |LUT3   |   156|
|6     |LUT4   |   221|
|7     |LUT5   |   282|
|8     |LUT6   |  3563|
|9     |MUXF7  |  1466|
|10    |MUXF8  |   569|
|11    |FDRE   |  5535|
|12    |LD     |     4|
|13    |IBUF   |    13|
|14    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          | 12069|
|2     |  DIV        |div       |    22|
|3     |  last       |display   |    58|
|4     |  d          |dmem      |  7820|
|5     |  mips       |CPU       |  4101|
|6     |    A1       |regifid   |   297|
|7     |    A2       |regidex   |   796|
|8     |    A5       |regexmem  |   355|
|9     |    A6       |regmemwb  |   167|
|10    |    A7       |regpc     |    53|
|11    |    F        |registers |  2381|
|12    |    h        |hazard    |    36|
|13    |    pcadd    |aluadd    |     8|
|14    |    pcbranch |aluadd_0  |     8|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 852.141 ; gain = 593.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 852.141 ; gain = 223.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 852.141 ; gain = 593.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 852.141 ; gain = 606.824
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/cod/pipeline/pipeline.runs/synth_1/pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_utilization_synth.rpt -pb pipeline_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 852.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 30 20:41:37 2019...

*** Running vivado
    with args -log pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pipeline.tcl -notrace
Command: synth_design -top pipeline -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.598 ; gain = 99.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'div' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:23]
WARNING: [Synth 8-6104] Input port 'outclk' has an internal driver [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:32]
INFO: [Synth 8-6155] done synthesizing module 'div' (1#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/div.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (2#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'regpc' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regpc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regpc' (3#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regpc.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'aluadd' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/aluadd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aluadd' (5#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/aluadd.v:23]
INFO: [Synth 8-6157] synthesizing module 'regifid' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regifid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regifid' (6#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regifid.v:23]
INFO: [Synth 8-6157] synthesizing module 'registers' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (7#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'CMP' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (8#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'regidex' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regidex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regidex' (9#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regidex.v:23]
INFO: [Synth 8-6157] synthesizing module 'signnext' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/signnext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signnext' (10#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/signnext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (11#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (12#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2data' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2data' (13#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux2data.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3data' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux3data.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux3data' (14#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/mux3data.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (15#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'regexmem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regexmem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regexmem' (16#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regexmem.v:23]
INFO: [Synth 8-6157] synthesizing module 'regmemwb' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regmemwb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regmemwb' (17#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/regmemwb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (18#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-3876] $readmem data file 'inst_rom.mem' is read successfully [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:32]
INFO: [Synth 8-6155] done synthesizing module 'imem' (19#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/imem.v:23]
INFO: [Synth 8-6157] synthesizing module 'dmem' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:37]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (20#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/dmem.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (21#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-3848] Net disclk in module/entity pipeline does not have driver. [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:42]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (22#1) [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:23]
WARNING: [Synth 8-3331] design display has unconnected port data[24]
WARNING: [Synth 8-3331] design dmem has unconnected port rst
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[8]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[9]
WARNING: [Synth 8-3331] design CPU has unconnected port address[8]
WARNING: [Synth 8-3331] design CPU has unconnected port address[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.676 ; gain = 159.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DIV:outclk to constant 0 [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/pipeline.v:45]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 417.676 ; gain = 159.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 417.676 ; gain = 159.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/cod/pipeline/pipeline.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 786.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 786.305 ; gain = 528.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 786.305 ; gain = 528.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 786.305 ; gain = 528.172
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "controls" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RAM_reg[127]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[126]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[125]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[124]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[123]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[122]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[121]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[120]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[119]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[118]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[117]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[116]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[115]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[114]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[113]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[112]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[111]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[110]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[109]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[108]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[107]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[106]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[105]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[104]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[103]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[102]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[101]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[100]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[99]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[98]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[97]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[96]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[95]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[94]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[93]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[92]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[91]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[90]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[89]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[88]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[87]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[86]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[85]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[84]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[83]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[82]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[81]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[80]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[79]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[78]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[77]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[76]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[75]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[74]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[73]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[72]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[71]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[70]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[69]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[68]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[67]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[66]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[65]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[64]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[63]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[62]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[61]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[60]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[59]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[58]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[57]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[56]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[55]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[54]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[53]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[52]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[51]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[50]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[49]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[48]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[47]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[46]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[45]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[44]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[43]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[42]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[41]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[40]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[39]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[38]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[37]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[36]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[35]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[34]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[33]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[32]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[31]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[30]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RAM_reg[29]" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'forwardaE_reg' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'forwardbE_reg' [E:/vivado/cod/pipeline/pipeline.srcs/sources_1/new/hazard.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 786.305 ; gain = 528.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              153 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 161   
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	  51 Input     32 Bit        Muxes := 2     
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 164   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module regpc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
Module aluadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module regifid 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module CMP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module regidex 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
Module signnext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux2data 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux3data 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regexmem 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
Module regmemwb 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  51 Input     32 Bit        Muxes := 2     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 128   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "c/controls" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design display has unconnected port data[24]
WARNING: [Synth 8-3331] design dmem has unconnected port rst
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[8]
WARNING: [Synth 8-3331] design dmem has unconnected port readaddr[7]
WARNING: [Synth 8-3331] design imem has unconnected port addr[6]
WARNING: [Synth 8-3331] design imem has unconnected port readaddr[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[9]
WARNING: [Synth 8-3331] design CPU has unconnected port address[8]
WARNING: [Synth 8-3331] design CPU has unconnected port address[7]
WARNING: [Synth 8-3331] design CPU has unconnected port address[6]
WARNING: [Synth 8-3331] design CPU has unconnected port address[5]
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[43]' (FDRE) to 'mips/A2/out_reg[138]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[44]' (FDRE) to 'mips/A2/out_reg[139]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[45]' (FDRE) to 'mips/A2/out_reg[140]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[46]' (FDRE) to 'mips/A2/out_reg[141]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[47]' (FDRE) to 'mips/A2/out_reg[142]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[48]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[49]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[50]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[51]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[52]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[53]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[54]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[55]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[56]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[57]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[58]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[59]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[60]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[61]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[62]' (FDRE) to 'mips/A2/out_reg[63]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[30]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[14]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[13]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[12]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[11]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[10]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[9]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[8]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[7]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[6]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[141]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[138]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[139]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[140]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[22]' (FDRE) to 'mips/A1/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/A1/out_reg[23]' (FDRE) to 'mips/A1/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[149]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[38]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[39]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[40]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[41]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[42]' (FDRE) to 'mips/A2/out_reg[150]'
INFO: [Synth 8-3886] merging instance 'mips/A2/out_reg[150]' (FDRE) to 'mips/A2/out_reg[145]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 786.305 ; gain = 528.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 786.305 ; gain = 528.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 791.684 ; gain = 533.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 856.074 ; gain = 597.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 856.074 ; gain = 597.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.074 ; gain = 597.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.074 ; gain = 597.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.074 ; gain = 597.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.074 ; gain = 597.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.074 ; gain = 597.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    54|
|3     |LUT1   |     3|
|4     |LUT2   |   167|
|5     |LUT3   |   156|
|6     |LUT4   |   225|
|7     |LUT5   |   287|
|8     |LUT6   |  3557|
|9     |MUXF7  |  1466|
|10    |MUXF8  |   569|
|11    |FDRE   |  5535|
|12    |LD     |     4|
|13    |IBUF   |    13|
|14    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          | 12071|
|2     |  DIV        |div       |    22|
|3     |  d          |dmem      |  7822|
|4     |  last       |display   |    58|
|5     |  mips       |CPU       |  4101|
|6     |    A1       |regifid   |   297|
|7     |    A2       |regidex   |   796|
|8     |    A5       |regexmem  |   355|
|9     |    A6       |regmemwb  |   167|
|10    |    A7       |regpc     |    53|
|11    |    F        |registers |  2381|
|12    |    h        |hazard    |    36|
|13    |    pcadd    |aluadd    |     8|
|14    |    pcbranch |aluadd_0  |     8|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.074 ; gain = 597.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 856.074 ; gain = 229.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 856.074 ; gain = 597.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
237 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 856.074 ; gain = 610.492
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/cod/pipeline/pipeline.runs/synth_1/pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_utilization_synth.rpt -pb pipeline_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 856.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 30 20:55:13 2019...
