14:00:48
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:00:50 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:00:50 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:00:50 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:00:51 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:00:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:00:51 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:00:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:00:52 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:00:52 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:00:52 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:00:53 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.45ns		 499 /       207
   2		0h:00m:01s		    -3.45ns		 488 /       207
   3		0h:00m:01s		    -2.27ns		 488 /       207
   4		0h:00m:01s		    -2.27ns		 488 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 34 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:01s		    -0.87ns		 543 /       210
   6		0h:00m:01s		    -0.87ns		 543 /       210

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   7		0h:00m:01s		    -0.65ns		 541 /       214
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_135_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_129_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_131_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_133_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_135_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_129_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_131_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_133_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_232_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 163MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 163MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   216        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 164MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 164MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 164MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:00:55 2024
#


Top view:               anda_plis
Requested Frequency:    94.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.866

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.6 MHz      80.4 MHz      10.576        12.442        -1.866     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.576      -1.866  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.866
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.817
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.810
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.789
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -1.726
b2v_inst.reg_ancho_1[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]     0.540       -1.719
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.677
b2v_inst.reg_ancho_1[5]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[5]     0.540       -1.670
b2v_inst.reg_ancho_1[6]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[6]     0.540       -1.649
b2v_inst.reg_ancho_1[7]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[7]     0.540       -1.586
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.470       -1.866
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.470       -1.866
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[5]     10.470       -1.866
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.470       -1.866
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[6]     10.470       -1.859
b2v_inst1.r_Clk_Count[1]        anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]        10.470       -0.672
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_107                       10.351       -0.542
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[1]     N_101                       10.351       -0.542
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[2]     N_103                       10.351       -0.542
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_105                       10.351       -0.542
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.866

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
un1_m3_0_m3_ns_1                                                   Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_249                                                              Net          -        -       1.371     -           22        
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_364                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.386     10.830      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.337      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.442 is 3.834(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.866

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
un1_m3_0_m3_ns_1                                                   Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_249                                                              Net          -        -       1.371     -           22        
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_349                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      O        Out     0.386     10.830      -         
un1_reg_anterior_0_i[7]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[7]                                        SB_DFFE      D        In      -         12.337      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.442 is 3.834(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.866

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
un1_m3_0_m3_ns_1                                                   Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_249                                                              Net          -        -       1.371     -           22        
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_339                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.386     10.830      -         
un1_reg_anterior_0_i[5]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.337      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.442 is 3.834(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.866

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
un1_m3_0_m3_ns_1                                                   Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_249                                                              Net          -        -       1.371     -           22        
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_334                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.386     10.830      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.337      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.442 is 3.834(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]               SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                        Net          -        -       1.599     -           7         
b2v_inst.data_a_escribir9_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.data_a_escribir9_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
data_a_escribir9_0_and                Net          -        -       0.905     -           1         
b2v_inst.data_a_escribir9_0_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.data_a_escribir9_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
data_a_escribir9_0                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_1_c         SB_CARRY     CI       In      -         3.764       -         
b2v_inst.data_a_escribir9_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
data_a_escribir9_1                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_2_c         SB_CARRY     CI       In      -         3.905       -         
b2v_inst.data_a_escribir9_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
data_a_escribir9_2                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_3_c         SB_CARRY     CI       In      -         4.045       -         
b2v_inst.data_a_escribir9_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
data_a_escribir9_3                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_4_c         SB_CARRY     CI       In      -         4.185       -         
b2v_inst.data_a_escribir9_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
data_a_escribir9_4                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_5_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.data_a_escribir9_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
data_a_escribir9_5                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_6_c         SB_CARRY     CI       In      -         4.465       -         
b2v_inst.data_a_escribir9_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
data_a_escribir9_6                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_7_c         SB_CARRY     CI       In      -         4.606       -         
b2v_inst.data_a_escribir9_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
data_a_escribir10                     Net          -        -       0.386     -           28        
b2v_inst.eventos_RNI0E8B1[6]          SB_LUT4      I0       In      -         5.118       -         
b2v_inst.eventos_RNI0E8B1[6]          SB_LUT4      O        Out     0.449     5.566       -         
un1_reg_anterior_iv_0_1_1[6]          Net          -        -       1.371     -           2         
b2v_inst.data_a_escribir_RNO_3[6]     SB_LUT4      I0       In      -         6.938       -         
b2v_inst.data_a_escribir_RNO_3[6]     SB_LUT4      O        Out     0.449     7.386       -         
un1_reg_anterior_iv_0_3_1[6]          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO_1[6]     SB_LUT4      I3       In      -         8.757       -         
b2v_inst.data_a_escribir_RNO_1[6]     SB_LUT4      O        Out     0.316     9.073       -         
un1_reg_anterior_iv_0_3[6]            Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[6]       SB_LUT4      I2       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[6]       SB_LUT4      O        Out     0.379     10.823      -         
un1_reg_anterior_0_i[6]               Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[6]           SB_DFFE      D        In      -         12.330      -         
====================================================================================================
Total path delay (propagation time + setup) of 12.435 is 3.827(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 164MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 164MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        90 uses
SB_DFFES        4 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         513 uses

I/O Register bits:                  0
Register bits not including I/Os:   214 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 216

@S |Mapping Summary:
Total  LUTs: 513 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 513 = 513 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 164MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:00:55 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	513
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	19
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	67
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	581
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	201
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	324
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	622/3520
    PLBs                        :	93/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.6 (sec)

Final Design Statistics
    Number of LUTs      	:	581
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	622/3520
    PLBs                        :	124/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.01 MHz | Target: 94.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2172
used logic cells: 622
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2172
used logic cells: 622
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 674 
I1212: Iteration  1 :   143 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:04:39 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:04:39 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:04:39 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:04:39 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:04:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:04:39 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:04:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:04:40 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:04:40 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:04:41 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:04:41 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 500 /       207
   2		0h:00m:01s		    -3.03ns		 484 /       207
   3		0h:00m:01s		    -2.28ns		 484 /       207
   4		0h:00m:01s		    -2.28ns		 483 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 525 /       216
   6		0h:00m:01s		    -1.63ns		 527 /       216


   7		0h:00m:01s		    -1.63ns		 526 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_244_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 162MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:04:43 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]           0.540       -1.930
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.881
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.589
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.540
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.504
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.448
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.399
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.364
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.308
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.259
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_161                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_157                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_159                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_155                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_161                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_157                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_159                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_155                       10.734       -1.909
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.832       -1.589
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.832       -1.589
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          O            Out     0.379     7.928       -         
N_155                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[6]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          O            Out     0.379     7.928       -         
N_159                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          O            Out     0.379     7.928       -         
N_157                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[3]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     RADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 162MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 162MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        92 uses
SB_DFFES        4 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         497 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 497 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 497 = 497 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 162MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Oct 03 14:04:43 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	497
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	68
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	203
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	607/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.1 (sec)

Final Design Statistics
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	607/3520
    PLBs                        :	109/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.94 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2241
used logic cells: 607
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2241
used logic cells: 607
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 653 
I1212: Iteration  1 :   127 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:09:42 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:09:42 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:09:42 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:09:42 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:09:42 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:09:42 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:09:42 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:09:44 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:09:44 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:09:44 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:09:44 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 500 /       207
   2		0h:00m:01s		    -3.03ns		 484 /       207
   3		0h:00m:01s		    -2.28ns		 484 /       207
   4		0h:00m:01s		    -2.28ns		 483 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 525 /       216
   6		0h:00m:01s		    -1.63ns		 527 /       216


   7		0h:00m:01s		    -1.63ns		 526 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_244_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:09:46 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]           0.540       -1.930
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.881
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.589
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.540
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.504
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.448
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.399
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.364
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.308
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.259
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_161                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_157                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_159                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_155                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_161                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_157                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_159                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_155                       10.734       -1.909
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.832       -1.589
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.832       -1.589
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          O            Out     0.379     7.928       -         
N_155                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[6]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          O            Out     0.379     7.928       -         
N_159                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          O            Out     0.379     7.928       -         
N_157                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[3]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     RADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        93 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         497 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 497 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 497 = 497 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 162MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:09:47 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	497
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	68
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	203
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	607/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.7 (sec)

Final Design Statistics
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	607/3520
    PLBs                        :	109/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.94 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2241
used logic cells: 607
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2241
used logic cells: 607
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 653 
I1212: Iteration  1 :   127 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:16:38 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:16:38 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:16:38 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:16:38 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:16:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:16:38 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:16:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:16:40 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:16:40 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:16:40 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:16:40 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 165MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.25ns		 483 /       207
   2		0h:00m:01s		    -3.25ns		 474 /       207
   3		0h:00m:01s		    -3.25ns		 474 /       207

   4		0h:00m:01s		    -2.38ns		 543 /       207


   5		0h:00m:01s		    -2.38ns		 532 /       207
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_i_a2_0_1[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_i_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_116_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_i_a0_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":184:8:184:23|Unbuffered I/O b2v_inst.un1_dir_mem_2_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_110_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_112_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_114_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":381:2:381:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_i_a2_0_1[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_i_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_116_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_2_iv_0_i_a0_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":184:8:184:23|Unbuffered I/O b2v_inst.un1_dir_mem_2_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_110_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_112_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_114_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_232_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 165MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 165MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 209 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   209        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 165MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 166MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 166MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 12.16ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:16:42 2024
#


Top view:               anda_plis
Requested Frequency:    82.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.147

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      82.2 MHz      69.9 MHz      12.164        14.311        -2.147     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  12.164      -2.147  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -2.147
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -2.098
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -2.006
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.957
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.866
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.817
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -1.726
b2v_inst.reg_ancho_3[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]     0.540       -1.677
b2v_inst.reg_ancho_1[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]     0.540       -1.586
b2v_inst.reg_ancho_3[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[4]     0.540       -1.537
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     12.059       -2.147
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[1]     12.059       -2.147
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     12.059       -2.147
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[3]     12.059       -2.147
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     12.059       -2.147
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]           11.940       -0.619
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]           11.940       -0.619
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     addr_ram_1_0_i[5]           11.940       -0.619
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     addr_ram_1_0_i[6]           11.940       -0.619
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     addr_ram_1_0_i[0]           11.961       -0.598
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.164
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.059

    - Propagation time:                      14.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.147

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_250                                                              Net          -        -       1.371     -           5         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      I0       In      -         8.708       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      O        Out     0.449     9.157       -         
N_401                                                              Net          -        -       1.371     -           6         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_iv_0_1[0]                                         Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I2       In      -         12.348      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.351     12.698      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         14.205      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.311 is 4.332(30.3%) logic and 9.979(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.164
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.059

    - Propagation time:                      14.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.147

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_250                                                              Net          -        -       1.371     -           5         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      I0       In      -         8.708       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      O        Out     0.449     9.157       -         
N_401                                                              Net          -        -       1.371     -           6         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_iv_0_1[1]                                         Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I2       In      -         12.348      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.351     12.698      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         14.205      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.311 is 4.332(30.3%) logic and 9.979(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.164
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.059

    - Propagation time:                      14.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.147

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_250                                                              Net          -        -       1.371     -           5         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      I0       In      -         8.708       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      O        Out     0.449     9.157       -         
N_401                                                              Net          -        -       1.371     -           6         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_iv_0_1[3]                                         Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I2       In      -         12.348      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.351     12.698      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         14.205      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.311 is 4.332(30.3%) logic and 9.979(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.164
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.059

    - Propagation time:                      14.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.147

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_250                                                              Net          -        -       1.371     -           5         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      I0       In      -         8.708       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      O        Out     0.449     9.157       -         
N_401                                                              Net          -        -       1.371     -           6         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_iv_0_1[4]                                         Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I2       In      -         12.348      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.351     12.698      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         14.205      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.311 is 4.332(30.3%) logic and 9.979(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.164
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.059

    - Propagation time:                      14.205
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.147

    Number of logic level(s):                14
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_3_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_250                                                              Net          -        -       1.371     -           5         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      I0       In      -         8.708       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c_RNIUTU23_0       SB_LUT4      O        Out     0.449     9.157       -         
N_401                                                              Net          -        -       1.371     -           6         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_iv_0_1[2]                                         Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I2       In      -         12.348      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.351     12.698      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         14.205      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 14.311 is 4.332(30.3%) logic and 9.979(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 163MB peak: 166MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 163MB peak: 166MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        89 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        83 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         33 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         508 uses

I/O Register bits:                  0
Register bits not including I/Os:   207 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 209

@S |Mapping Summary:
Total  LUTs: 508 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 508 = 508 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 166MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Oct 03 14:16:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	508
    Number of DFFs      	:	207
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	566
    Number of DFFs      	:	207
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	195
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	322
        CARRY Only       	:	40
        LUT with CARRY   	:	37
    LogicCells                  :	606/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.2 (sec)

Final Design Statistics
    Number of LUTs      	:	566
    Number of DFFs      	:	207
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	606/3520
    PLBs                        :	107/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 91.71 MHz | Target: 82.24 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2125
used logic cells: 606
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2125
used logic cells: 606
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 653 
I1212: Iteration  1 :   106 unrouted : 2 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:22:49 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:22:49 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:22:50 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:22:50 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:22:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:22:50 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:22:50 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:22:51 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:22:51 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:22:51 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:22:51 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 476 /       207
   2		0h:00m:00s		    -2.54ns		 468 /       207
   3		0h:00m:00s		    -2.54ns		 468 /       207

   4		0h:00m:00s		    -2.54ns		 477 /       207

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:00s		    -1.79ns		 475 /       214
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_89_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_90_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":188:8:188:23|Unbuffered I/O b2v_inst.un1_reset_3_i_o2_0_o3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":385:2:385:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_89_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_90_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":188:8:188:23|Unbuffered I/O b2v_inst.un1_reset_3_i_o2_0_o3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_2.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   216        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 159MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 9.66ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:22:53 2024
#


Top view:               anda_plis
Requested Frequency:    103.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.704

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      103.6 MHz     88.0 MHz      9.656         11.360        -1.704     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  9.656       -1.704  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                  Arrival           
Instance                     Reference         Type         Pin     Net                Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[2]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[2]     0.540       -1.704
b2v_inst1.r_Clk_Count[3]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[3]     0.540       -1.655
b2v_inst1.r_Clk_Count[4]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[4]     0.540       -1.634
b2v_inst1.r_Clk_Count[0]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[0]     0.540       -1.620
b2v_inst1.r_Clk_Count[1]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[1]     0.540       -1.571
b2v_inst1.r_Clk_Count[6]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[6]     0.540       -1.571
b2v_inst1.r_Clk_Count[5]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[5]     0.540       -1.543
b2v_inst1.r_SM_Main[0]       anda_plis|clk     SB_DFF       Q       r_SM_Main[0]       0.540       -1.480
b2v_inst.state[8]            anda_plis|clk     SB_DFFR      Q       state[8]           0.540       -1.462
b2v_inst.state[12]           anda_plis|clk     SB_DFFR      Q       state[12]          0.540       -1.448
=========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required           
Instance                      Reference         Type             Pin          Net                      Time         Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[1]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]     9.551        -1.704
b2v_inst1.r_Clk_Count[4]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[4]     9.551        -1.704
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[4]     dir_mem_RNIMNE03[4]      9.432        -1.462
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[7]     dir_mem_RNI7NQP2[7]      9.432        -1.462
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]        9.432        -1.448
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]        9.432        -1.448
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     addr_ram_1_0_i[5]        9.432        -1.448
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     addr_ram_1_0_i[6]        9.432        -1.448
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[4]     dir_mem_RNIMNE03[4]      9.453        -1.441
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[7]     dir_mem_RNI7NQP2[7]      9.453        -1.441
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.656
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      11.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.704

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[2] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[2]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[2]                        Net          -        -       1.599     -           6         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      I0       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      O        Out     0.449     2.588       -         
m6_2                                  Net          -        -       1.371     -           5         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      I0       In      -         3.959       -         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      O        Out     0.449     4.408       -         
r_Clk_Count_0_sqmuxa_0_1              Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      I1       In      -         5.779       -         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      O        Out     0.400     6.178       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[1]        SB_LUT4      I2       In      -         7.549       -         
b2v_inst1.r_Clk_Count_RNO_0[1]        SB_LUT4      O        Out     0.379     7.928       -         
r_Clk_Count_RNO_0[1]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[1]          SB_LUT4      I0       In      -         9.299       -         
b2v_inst1.r_Clk_Count_RNO[1]          SB_LUT4      O        Out     0.449     9.748       -         
r_Clk_Count_6_0_i[1]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[1]              SB_DFFSR     D        In      -         11.255      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.360 is 2.770(24.4%) logic and 8.590(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.656
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      11.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.704

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[2] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[2]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[2]                        Net          -        -       1.599     -           6         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      I0       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      O        Out     0.449     2.588       -         
m6_2                                  Net          -        -       1.371     -           5         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      I0       In      -         3.959       -         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      O        Out     0.449     4.408       -         
r_Clk_Count_0_sqmuxa_0_1              Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      I1       In      -         5.779       -         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      O        Out     0.400     6.178       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      I2       In      -         7.549       -         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      O        Out     0.379     7.928       -         
r_Clk_Count_RNO_0[4]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      I0       In      -         9.299       -         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      O        Out     0.449     9.748       -         
r_Clk_Count_6_0_i[4]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[4]              SB_DFFSR     D        In      -         11.255      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.360 is 2.770(24.4%) logic and 8.590(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.656
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      11.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.655

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[3] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[3]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[3]                        Net          -        -       1.599     -           7         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      I1       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      O        Out     0.400     2.539       -         
m6_2                                  Net          -        -       1.371     -           5         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      I0       In      -         3.910       -         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      O        Out     0.449     4.359       -         
r_Clk_Count_0_sqmuxa_0_1              Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      I1       In      -         5.729       -         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      O        Out     0.400     6.129       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[1]        SB_LUT4      I2       In      -         7.500       -         
b2v_inst1.r_Clk_Count_RNO_0[1]        SB_LUT4      O        Out     0.379     7.879       -         
r_Clk_Count_RNO_0[1]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[1]          SB_LUT4      I0       In      -         9.250       -         
b2v_inst1.r_Clk_Count_RNO[1]          SB_LUT4      O        Out     0.449     9.699       -         
r_Clk_Count_6_0_i[1]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[1]              SB_DFFSR     D        In      -         11.206      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.311 is 2.721(24.1%) logic and 8.590(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.656
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      11.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.655

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[3] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[3]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[3]                        Net          -        -       1.599     -           7         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      I1       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      O        Out     0.400     2.539       -         
m6_2                                  Net          -        -       1.371     -           5         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      I0       In      -         3.910       -         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      O        Out     0.449     4.359       -         
r_Clk_Count_0_sqmuxa_0_1              Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      I1       In      -         5.729       -         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      O        Out     0.400     6.129       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      I2       In      -         7.500       -         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      O        Out     0.379     7.879       -         
r_Clk_Count_RNO_0[4]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      I0       In      -         9.250       -         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      O        Out     0.449     9.699       -         
r_Clk_Count_6_0_i[4]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[4]              SB_DFFSR     D        In      -         11.206      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.311 is 2.721(24.1%) logic and 8.590(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.656
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.551

    - Propagation time:                      11.185
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.634

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[4] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[4]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[4]                        Net          -        -       1.599     -           6         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      I2       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m6_2      SB_LUT4      O        Out     0.379     2.518       -         
m6_2                                  Net          -        -       1.371     -           5         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      I0       In      -         3.889       -         
b2v_inst1.r_SM_Main_RNI27173[0]       SB_LUT4      O        Out     0.449     4.338       -         
r_Clk_Count_0_sqmuxa_0_1              Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      I1       In      -         5.708       -         
b2v_inst1.r_Clk_Count_RNIHQHF7[6]     SB_LUT4      O        Out     0.400     6.108       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[1]        SB_LUT4      I2       In      -         7.479       -         
b2v_inst1.r_Clk_Count_RNO_0[1]        SB_LUT4      O        Out     0.379     7.858       -         
r_Clk_Count_RNO_0[1]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[1]          SB_LUT4      I0       In      -         9.229       -         
b2v_inst1.r_Clk_Count_RNO[1]          SB_LUT4      O        Out     0.449     9.678       -         
r_Clk_Count_6_0_i[1]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[1]              SB_DFFSR     D        In      -         11.185      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.290 is 2.700(23.9%) logic and 8.590(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        109 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        90 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         2 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         437 uses

I/O Register bits:                  0
Register bits not including I/Os:   214 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 216

@S |Mapping Summary:
Total  LUTs: 437 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 437 = 437 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 160MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:22:53 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	437
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	109
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	7
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	19
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	81
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	519
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	110

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	200
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	250
        CARRY Only       	:	41
        LUT with CARRY   	:	55
    LogicCells                  :	560/3520
    PLBs                        :	85/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.6 (sec)

Final Design Statistics
    Number of LUTs      	:	519
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	110
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	560/3520
    PLBs                        :	107/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 101.42 MHz | Target: 103.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1994
used logic cells: 560
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1994
used logic cells: 560
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 624 
I1212: Iteration  1 :   108 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:28:46 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:28:46 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:28:46 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
@W: CD638 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":37:28:37:36|Signal dir_mem_2 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 17 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Pruning unused register reg_ancho_2(7 downto 0). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)


Process completed successfully.
# Thu Oct 03 14:28:47 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:28:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:28:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:28:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:28:48 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:28:48 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     218  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 218 sequential elements including b2v_inst.dir_mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:16] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 00000000000000001
   000000000000000010 -> 00000000000000010
   000000000000000100 -> 00000000000000100
   000000000000001000 -> 00000000000001000
   000000000000010000 -> 00000000000010000
   000000000000100000 -> 00000000000100000
   000000000001000000 -> 00000000001000000
   000000000100000000 -> 00000000010000000
   000000001000000000 -> 00000000100000000
   000000010000000000 -> 00000001000000000
   000000100000000000 -> 00000010000000000
   000001000000000000 -> 00000100000000000
   000010000000000000 -> 00001000000000000
   000100000000000000 -> 00010000000000000
   001000000000000000 -> 00100000000000000
   010000000000000000 -> 01000000000000000
   100000000000000000 -> 10000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:28:48 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:28:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:16] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 00000000000000001
   000000000000000010 -> 00000000000000010
   000000000000000100 -> 00000000000000100
   000000000000001000 -> 00000000000001000
   000000000000010000 -> 00000000000010000
   000000000000100000 -> 00000000000100000
   000000000001000000 -> 00000000001000000
   000000000100000000 -> 00000000010000000
   000000001000000000 -> 00000000100000000
   000000010000000000 -> 00000001000000000
   000000100000000000 -> 00000010000000000
   000001000000000000 -> 00000100000000000
   000010000000000000 -> 00001000000000000
   000100000000000000 -> 00010000000000000
   001000000000000000 -> 00100000000000000
   010000000000000000 -> 01000000000000000
   100000000000000000 -> 10000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 150MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.95ns		 423 /       190
   2		0h:00m:00s		    -2.95ns		 418 /       190
   3		0h:00m:00s		    -1.55ns		 417 /       190
   4		0h:00m:00s		    -1.55ns		 417 /       190

   5		0h:00m:00s		    -1.55ns		 430 /       190


   6		0h:00m:00s		    -1.55ns		 428 /       190
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":189:8:189:23|Unbuffered I/O b2v_inst.g0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":189:8:189:23|Unbuffered I/O b2v_inst.un1_dir_mem_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_193_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_194_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m2_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":189:8:189:23|Unbuffered I/O b2v_inst.g0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":189:8:189:23|Unbuffered I/O b2v_inst.un1_dir_mem_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_193_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_194_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m2_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_70_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 150MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 150MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 192 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   192        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 150MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 150MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 150MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 9.56ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:28:50 2024
#


Top view:               anda_plis
Requested Frequency:    104.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.687

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      104.6 MHz     88.9 MHz      9.561         11.248        -1.687     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  9.561       -1.687  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                  Arrival           
Instance                     Reference         Type         Pin     Net                Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[0]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[0]     0.540       -1.687
b2v_inst1.r_Clk_Count[1]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[1]     0.540       -1.638
b2v_inst1.r_Clk_Count[2]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[2]     0.540       -1.617
b2v_inst1.r_Clk_Count[3]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[3]     0.540       -1.589
b2v_inst1.r_Clk_Count[4]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[4]     0.540       -1.582
b2v_inst.state[8]            anda_plis|clk     SB_DFFR      Q       state[8]           0.540       -1.557
b2v_inst1.r_Clk_Count[5]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[5]     0.540       -1.554
b2v_inst.state[5]            anda_plis|clk     SB_DFFR      Q       state[5]           0.540       -1.536
b2v_inst1.r_Clk_Count[6]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[6]     0.540       -1.512
b2v_inst.state[9]            anda_plis|clk     SB_DFFR      Q       state[9]           0.540       -1.508
=========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required           
Instance                      Reference         Type             Pin          Net                      Time         Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[4]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[4]     9.455        -1.687
b2v_inst1.r_Clk_Count[5]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[5]     9.455        -1.687
b2v_inst1.r_Clk_Count[1]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]     9.455        -1.638
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[0]     dir_mem_RNIGN3M3[0]      9.336        -1.557
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     dir_mem_RNIHRTK2[3]      9.336        -1.557
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     dir_mem_RNIP3UK2[5]      9.336        -1.557
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     dir_mem_RNIT7UK2[6]      9.336        -1.557
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[1]     dir_mem_RNIC4092[1]      9.336        -1.536
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[2]     N_39                     9.336        -1.536
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[4]     dir_mem_RNIOG092[4]      9.336        -1.536
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.561
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      11.143
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.687

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[0] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[0]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[0]                        Net          -        -       1.599     -           6         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      I0       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      O        Out     0.449     2.588       -         
N_11                                  Net          -        -       1.371     -           2         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      I2       In      -         3.959       -         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      O        Out     0.351     4.309       -         
r_Clk_Count_RNI2JJ83[6]               Net          -        -       1.371     -           1         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      I0       In      -         5.680       -         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      O        Out     0.449     6.129       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      I3       In      -         7.500       -         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      O        Out     0.316     7.816       -         
r_Clk_Count_RNO_0[4]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      I0       In      -         9.187       -         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      O        Out     0.449     9.636       -         
r_Clk_Count_6_0_i[4]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[4]              SB_DFFSR     D        In      -         11.143      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.248 is 2.658(23.6%) logic and 8.590(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.561
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      11.143
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.687

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[0] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[0]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[0]                        Net          -        -       1.599     -           6         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      I0       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      O        Out     0.449     2.588       -         
N_11                                  Net          -        -       1.371     -           2         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      I2       In      -         3.959       -         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      O        Out     0.351     4.309       -         
r_Clk_Count_RNI2JJ83[6]               Net          -        -       1.371     -           1         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      I0       In      -         5.680       -         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      O        Out     0.449     6.129       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[5]        SB_LUT4      I3       In      -         7.500       -         
b2v_inst1.r_Clk_Count_RNO_0[5]        SB_LUT4      O        Out     0.316     7.816       -         
r_Clk_Count_RNO_0[5]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[5]          SB_LUT4      I0       In      -         9.187       -         
b2v_inst1.r_Clk_Count_RNO[5]          SB_LUT4      O        Out     0.449     9.636       -         
r_Clk_Count_6_0_i[5]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[5]              SB_DFFSR     D        In      -         11.143      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.248 is 2.658(23.6%) logic and 8.590(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.561
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      11.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.638

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[1] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[1]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[1]                        Net          -        -       1.599     -           5         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      I1       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      O        Out     0.400     2.539       -         
N_11                                  Net          -        -       1.371     -           2         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      I2       In      -         3.910       -         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      O        Out     0.351     4.260       -         
r_Clk_Count_RNI2JJ83[6]               Net          -        -       1.371     -           1         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      I0       In      -         5.631       -         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      O        Out     0.449     6.080       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      I3       In      -         7.451       -         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      O        Out     0.316     7.767       -         
r_Clk_Count_RNO_0[4]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      I0       In      -         9.138       -         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      O        Out     0.449     9.586       -         
r_Clk_Count_6_0_i[4]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[4]              SB_DFFSR     D        In      -         11.094      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.199 is 2.609(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.561
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      11.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.638

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[0] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[0]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[0]                        Net          -        -       1.599     -           6         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      I0       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      O        Out     0.449     2.588       -         
N_11                                  Net          -        -       1.371     -           2         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      I2       In      -         3.959       -         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      O        Out     0.351     4.309       -         
r_Clk_Count_RNI2JJ83[6]               Net          -        -       1.371     -           1         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      I0       In      -         5.680       -         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      O        Out     0.449     6.129       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[1]        SB_LUT4      I3       In      -         7.500       -         
b2v_inst1.r_Clk_Count_RNO_0[1]        SB_LUT4      O        Out     0.316     7.816       -         
r_Clk_Count_RNO_0[1]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[1]          SB_LUT4      I1       In      -         9.187       -         
b2v_inst1.r_Clk_Count_RNO[1]          SB_LUT4      O        Out     0.400     9.586       -         
r_Clk_Count_6_0_i[1]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[1]              SB_DFFSR     D        In      -         11.094      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.199 is 2.609(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.561
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      11.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.638

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[1] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[1]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[1]                        Net          -        -       1.599     -           5         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      I1       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      O        Out     0.400     2.539       -         
N_11                                  Net          -        -       1.371     -           2         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      I2       In      -         3.910       -         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      O        Out     0.351     4.260       -         
r_Clk_Count_RNI2JJ83[6]               Net          -        -       1.371     -           1         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      I0       In      -         5.631       -         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      O        Out     0.449     6.080       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[5]        SB_LUT4      I3       In      -         7.451       -         
b2v_inst1.r_Clk_Count_RNO_0[5]        SB_LUT4      O        Out     0.316     7.767       -         
r_Clk_Count_RNO_0[5]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[5]          SB_LUT4      I0       In      -         9.138       -         
b2v_inst1.r_Clk_Count_RNO[5]          SB_LUT4      O        Out     0.449     9.586       -         
r_Clk_Count_6_0_i[5]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[5]              SB_DFFSR     D        In      -         11.094      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.199 is 2.609(23.3%) logic and 8.590(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        83 uses
SB_DFF          19 uses
SB_DFFE         32 uses
SB_DFFER        76 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         31 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         405 uses

I/O Register bits:                  0
Register bits not including I/Os:   190 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 192

@S |Mapping Summary:
Total  LUTs: 405 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 405 = 405 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 150MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:28:50 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	405
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	83
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	29
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	3
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	14
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	17
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	63
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	469
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	83

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	178
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	226
        CARRY Only       	:	18
        LUT with CARRY   	:	53
    LogicCells                  :	487/3520
    PLBs                        :	71/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.2 (sec)

Final Design Statistics
    Number of LUTs      	:	469
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	83
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	487/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 116.53 MHz | Target: 104.60 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1573
used logic cells: 487
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1573
used logic cells: 487
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 574 
I1212: Iteration  1 :    85 unrouted : 0 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:34:36 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:34:36 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:34:36 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
@W: CD638 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":37:28:37:36|Signal dir_mem_2 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 17 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Optimizing register bit reg_ancho_2(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":386:2:386:3|Pruning unused register reg_ancho_2(7 downto 0). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)


Process completed successfully.
# Thu Oct 03 14:34:36 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:34:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:34:36 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:34:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:34:38 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:34:38 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     218  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 218 sequential elements including b2v_inst.dir_mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:16] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 00000000000000001
   000000000000000010 -> 00000000000000010
   000000000000000100 -> 00000000000000100
   000000000000001000 -> 00000000000001000
   000000000000010000 -> 00000000000010000
   000000000000100000 -> 00000000000100000
   000000000001000000 -> 00000000001000000
   000000000100000000 -> 00000000010000000
   000000001000000000 -> 00000000100000000
   000000010000000000 -> 00000001000000000
   000000100000000000 -> 00000010000000000
   000001000000000000 -> 00000100000000000
   000010000000000000 -> 00001000000000000
   000100000000000000 -> 00010000000000000
   001000000000000000 -> 00100000000000000
   010000000000000000 -> 01000000000000000
   100000000000000000 -> 10000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:34:38 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:34:38 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:16] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 00000000000000001
   000000000000000010 -> 00000000000000010
   000000000000000100 -> 00000000000000100
   000000000000001000 -> 00000000000001000
   000000000000010000 -> 00000000000010000
   000000000000100000 -> 00000000000100000
   000000000001000000 -> 00000000001000000
   000000000100000000 -> 00000000010000000
   000000001000000000 -> 00000000100000000
   000000010000000000 -> 00000001000000000
   000000100000000000 -> 00000010000000000
   000001000000000000 -> 00000100000000000
   000010000000000000 -> 00001000000000000
   000100000000000000 -> 00010000000000000
   001000000000000000 -> 00100000000000000
   010000000000000000 -> 01000000000000000
   100000000000000000 -> 10000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 433 /       190
   2		0h:00m:01s		    -2.54ns		 425 /       190
   3		0h:00m:01s		    -2.54ns		 425 /       190
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[4] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[16] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[5] (in view: work.anda_plis(bdf_type)) with 17 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   4		0h:00m:01s		    -1.14ns		 471 /       199
   5		0h:00m:01s		    -1.14ns		 471 /       199


   6		0h:00m:01s		    -1.14ns		 474 /       199
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_16_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_0_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_30 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4_0_tz_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_a0_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_133_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_129_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_131_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_a2_0[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":386:2:386:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_16_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_5_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_0_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_30 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4_0_tz_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_a0_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_133_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_129_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_131_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_a2_0[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_289_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 201 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   201        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 163MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 9.45ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:34:40 2024
#


Top view:               anda_plis
Requested Frequency:    105.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.668

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      105.8 MHz     89.9 MHz      9.450         11.118        -1.668     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  9.450       -1.668  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                      Arrival           
Instance                     Reference         Type         Pin     Net                    Time        Slack 
                             Clock                                                                           
-------------------------------------------------------------------------------------------------------------
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]              0.540       -1.668
b2v_inst.state[8]            anda_plis|clk     SB_DFFR      Q       state[8]               0.540       -1.647
b2v_inst.state[12]           anda_plis|clk     SB_DFFR      Q       state[12]              0.540       -1.619
b2v_inst.state[6]            anda_plis|clk     SB_DFFR      Q       state[6]               0.540       -1.605
b2v_inst.state[9]            anda_plis|clk     SB_DFFR      Q       state[9]               0.540       -1.598
b2v_inst.state[13]           anda_plis|clk     SB_DFFR      Q       state[13]              0.540       -1.598
b2v_inst1.r_Clk_Count[0]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[0]         0.540       -1.595
b2v_inst.state[4]            anda_plis|clk     SB_DFFR      Q       SYNTHESIZED_WIRE_7     0.540       -1.584
b2v_inst.state_fast[5]       anda_plis|clk     SB_DFFR      Q       state_fast[5]          0.540       -1.577
b2v_inst.state[14]           anda_plis|clk     SB_DFFR      Q       state[14]              0.540       -1.549
=============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required           
Instance                      Reference         Type             Pin          Net       Time         Slack 
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     N_12      9.226        -1.668
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     N_16      9.226        -1.668
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     N_14      9.226        -1.668
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[1]     N_6       9.226        -1.647
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[2]     N_4       9.226        -1.647
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[4]     N_10      9.226        -1.647
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[7]     N_172     9.226        -1.647
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[3]     N_12      9.247        -1.647
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[5]     N_16      9.247        -1.647
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[6]     N_14      9.247        -1.647
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.450
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.226

    - Propagation time:                      10.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.668

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state[11] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[11]                SB_DFFR          Q            Out     0.540     0.540       -         
state[11]                         Net              -            -       1.599     -           14        
b2v_inst.state_RNI1QA9[12]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI1QA9[12]        SB_LUT4          O            Out     0.449     2.588       -         
N_249                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_1_RNIB9HO[3]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNIB9HO[3]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0_0[3]            Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI955T2[3]      SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_RNI955T2[3]      SB_LUT4          O            Out     0.400     6.178       -         
N_12                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[3]     In      -         10.893      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.118 is 2.062(18.5%) logic and 9.056(81.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.450
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.226

    - Propagation time:                      10.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.668

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state[11] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[11]                SB_DFFR          Q            Out     0.540     0.540       -         
state[11]                         Net              -            -       1.599     -           14        
b2v_inst.state_RNI1QA9[12]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI1QA9[12]        SB_LUT4          O            Out     0.449     2.588       -         
N_249                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_1_RNIDBHO[5]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNIDBHO[5]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0_0[5]            Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIJ1R03[5]      SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_RNIJ1R03[5]      SB_LUT4          O            Out     0.400     6.178       -         
N_16                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[5]     In      -         10.893      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.118 is 2.062(18.5%) logic and 9.056(81.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.450
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.226

    - Propagation time:                      10.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.668

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state[11] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[11]                SB_DFFR          Q            Out     0.540     0.540       -         
state[11]                         Net              -            -       1.599     -           14        
b2v_inst.state_RNI1QA9[12]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI1QA9[12]        SB_LUT4          O            Out     0.449     2.588       -         
N_249                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_1_RNIECHO[6]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNIECHO[6]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0_0[6]            Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIN5R03[6]      SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_RNIN5R03[6]      SB_LUT4          O            Out     0.400     6.178       -         
N_14                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[6]     In      -         10.893      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.118 is 2.062(18.5%) logic and 9.056(81.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.450
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.226

    - Propagation time:                      10.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.647

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[1]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           14        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_247                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_1_RNI6S0U[1]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNI6S0U[1]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0_0[1]            Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIN1U62[1]      SB_LUT4          I2           In      -         5.779       -         
b2v_inst.dir_mem_RNIN1U62[1]      SB_LUT4          O            Out     0.379     6.157       -         
N_6                               Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[1]     In      -         10.872      -         
========================================================================================================
Total path delay (propagation time + setup) of 11.097 is 2.041(18.4%) logic and 9.056(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.450
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.226

    - Propagation time:                      10.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.647

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                  SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                           Net              -            -       1.599     -           14        
b2v_inst.state_RNIDVTB[9]          SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]          SB_LUT4          O            Out     0.449     2.588       -         
N_247                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_3_RNI06UB1[5]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNI06UB1[5]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0_1[5]             Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIJ1R03[5]       SB_LUT4          I2           In      -         5.779       -         
b2v_inst.dir_mem_RNIJ1R03[5]       SB_LUT4          O            Out     0.379     6.157       -         
N_16                               Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         10.872      -         
=========================================================================================================
Total path delay (propagation time + setup) of 11.097 is 2.041(18.4%) logic and 9.056(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 163MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        57 uses
SB_DFF          11 uses
SB_DFFE         40 uses
SB_DFFER        81 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         33 uses
SB_DFFS         3 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         468 uses

I/O Register bits:                  0
Register bits not including I/Os:   199 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 201

@S |Mapping Summary:
Total  LUTs: 468 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 468 = 468 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 163MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:34:40 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	468
    Number of DFFs      	:	199
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	57
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	39
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	62
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	531
    Number of DFFs      	:	199
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	57

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	187
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	302
        CARRY Only       	:	15
        LUT with CARRY   	:	30
    LogicCells                  :	546/3520
    PLBs                        :	80/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.4 (sec)

Final Design Statistics
    Number of LUTs      	:	531
    Number of DFFs      	:	199
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	57
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	546/3520
    PLBs                        :	101/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 105.31 MHz | Target: 105.82 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1779
used logic cells: 546
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1779
used logic cells: 546
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 605 
I1212: Iteration  1 :   104 unrouted : 1 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:42:40 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:42:40 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:42:40 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
@W: CD638 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":37:28:37:36|Signal dir_mem_2 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 17 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Optimizing register bit reg_ancho_2(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Optimizing register bit reg_ancho_2(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Optimizing register bit reg_ancho_2(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Optimizing register bit reg_ancho_2(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Optimizing register bit reg_ancho_2(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Optimizing register bit reg_ancho_2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Optimizing register bit reg_ancho_2(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Optimizing register bit reg_ancho_2(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":387:2:387:3|Pruning unused register reg_ancho_2(7 downto 0). Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)


Process completed successfully.
# Thu Oct 03 14:42:40 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:42:40 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:42:40 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:42:40 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:42:41 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:42:41 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     218  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 218 sequential elements including b2v_inst.dir_mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:16] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 00000000000000001
   000000000000000010 -> 00000000000000010
   000000000000000100 -> 00000000000000100
   000000000000001000 -> 00000000000001000
   000000000000010000 -> 00000000000010000
   000000000000100000 -> 00000000000100000
   000000000001000000 -> 00000000001000000
   000000000100000000 -> 00000000010000000
   000000001000000000 -> 00000000100000000
   000000010000000000 -> 00000001000000000
   000000100000000000 -> 00000010000000000
   000001000000000000 -> 00000100000000000
   000010000000000000 -> 00001000000000000
   000100000000000000 -> 00010000000000000
   001000000000000000 -> 00100000000000000
   010000000000000000 -> 01000000000000000
   100000000000000000 -> 10000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:42:42 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:42:42 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:16] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 00000000000000001
   000000000000000010 -> 00000000000000010
   000000000000000100 -> 00000000000000100
   000000000000001000 -> 00000000000001000
   000000000000010000 -> 00000000000010000
   000000000000100000 -> 00000000000100000
   000000000001000000 -> 00000000001000000
   000000000100000000 -> 00000000010000000
   000000001000000000 -> 00000000100000000
   000000010000000000 -> 00000001000000000
   000000100000000000 -> 00000010000000000
   000001000000000000 -> 00000100000000000
   000010000000000000 -> 00001000000000000
   000100000000000000 -> 00010000000000000
   001000000000000000 -> 00100000000000000
   010000000000000000 -> 01000000000000000
   100000000000000000 -> 10000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.87ns		 400 /       190
   2		0h:00m:00s		    -2.87ns		 397 /       190
   3		0h:00m:00s		    -2.12ns		 397 /       190
   4		0h:00m:00s		    -2.12ns		 396 /       190

   5		0h:00m:00s		    -1.47ns		 405 /       190
   6		0h:00m:00s		    -1.47ns		 406 /       190


   7		0h:00m:00s		    -1.47ns		 403 /       190
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":190:8:190:23|Unbuffered I/O b2v_inst.un1_reset_3_0_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_i_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_0_o3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_75_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_76_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":387:2:387:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":190:8:190:23|Unbuffered I/O b2v_inst.un1_reset_3_0_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_37 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_i_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_0_o3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_75_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_76_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_74_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 192 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   192        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 149MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.90ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:42:43 2024
#


Top view:               anda_plis
Requested Frequency:    91.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.924

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.7 MHz      78.0 MHz      10.902        12.825        -1.924     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.902      -1.924  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[8]            anda_plis|clk     SB_DFFR      Q       state[8]            0.540       -1.924
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.917
b2v_inst.state[9]            anda_plis|clk     SB_DFFR      Q       state[9]            0.540       -1.875
b2v_inst.state[12]           anda_plis|clk     SB_DFFR      Q       state[12]           0.540       -1.868
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.463
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.393
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.323
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.253
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.183
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.113
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]           10.677       -1.924
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     addr_ram_1_0_i[0]           10.698       -1.903
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.796       -1.463
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[1]     10.796       -1.463
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.796       -1.463
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[3]     10.796       -1.463
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.796       -1.463
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[5]     10.796       -1.463
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[6]     10.796       -1.463
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.796       -1.463
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.902
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.677

    - Propagation time:                      12.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.924

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           11        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_101                             Net              -            -       1.371     -           9         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          O            Out     0.386     4.345       -         
addr_ram_1_iv_0[0]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          I1           In      -         5.715       -         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          O            Out     0.400     6.115       -         
addr_ram_1_0_i_1[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          I1           In      -         7.486       -         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          O            Out     0.400     7.886       -         
addr_ram_1_0_i[0]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[0]     In      -         12.601      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.825 is 2.398(18.7%) logic and 10.427(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.902
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.677

    - Propagation time:                      12.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.917

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[11] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[11]                SB_DFFR          Q            Out     0.540     0.540       -         
state[11]                         Net              -            -       1.599     -           11        
b2v_inst.state_RNI1QA9[12]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI1QA9[12]        SB_LUT4          O            Out     0.449     2.588       -         
N_102                             Net              -            -       1.371     -           9         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          I1           In      -         3.959       -         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          O            Out     0.379     4.338       -         
addr_ram_1_iv_0[0]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          I1           In      -         5.708       -         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          O            Out     0.400     6.108       -         
addr_ram_1_0_i_1[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          I1           In      -         7.479       -         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          O            Out     0.400     7.879       -         
addr_ram_1_0_i[0]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[0]     In      -         12.594      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.818 is 2.391(18.7%) logic and 10.427(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.902
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.698

    - Propagation time:                      12.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.903

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           11        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_101                             Net              -            -       1.371     -           9         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          O            Out     0.386     4.345       -         
addr_ram_1_iv_0[0]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          I1           In      -         5.715       -         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          O            Out     0.400     6.115       -         
addr_ram_1_0_i_1[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          I1           In      -         7.486       -         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          O            Out     0.400     7.886       -         
addr_ram_1_0_i[0]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     RADDR[0]     In      -         12.601      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.804 is 2.377(18.6%) logic and 10.427(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.902
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.698

    - Propagation time:                      12.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.896

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[11] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[11]                SB_DFFR          Q            Out     0.540     0.540       -         
state[11]                         Net              -            -       1.599     -           11        
b2v_inst.state_RNI1QA9[12]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI1QA9[12]        SB_LUT4          O            Out     0.449     2.588       -         
N_102                             Net              -            -       1.371     -           9         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          I1           In      -         3.959       -         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          O            Out     0.379     4.338       -         
addr_ram_1_iv_0[0]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          I1           In      -         5.708       -         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          O            Out     0.400     6.108       -         
addr_ram_1_0_i_1[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          I1           In      -         7.479       -         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          O            Out     0.400     7.879       -         
addr_ram_1_0_i[0]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     RADDR[0]     In      -         12.594      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.797 is 2.370(18.5%) logic and 10.427(81.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.902
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.677

    - Propagation time:                      12.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.875

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[9] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[9]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[9]                          Net              -            -       1.599     -           4         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I1           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.379     2.518       -         
N_101                             Net              -            -       1.371     -           9         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          I0           In      -         3.889       -         
b2v_inst.dir_mem_1_RNI4Q0U[0]     SB_LUT4          O            Out     0.449     4.338       -         
addr_ram_1_iv_0[0]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          I1           In      -         5.708       -         
b2v_inst.state_RNIKANF1[6]        SB_LUT4          O            Out     0.379     6.087       -         
addr_ram_1_0_i_1[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          I1           In      -         7.458       -         
b2v_inst.dir_mem_RNIGN3M3[0]      SB_LUT4          O            Out     0.379     7.837       -         
addr_ram_1_0_i[0]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[0]     In      -         12.552      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.776 is 2.349(18.4%) logic and 10.427(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        76 uses
SB_DFF          19 uses
SB_DFFE         32 uses
SB_DFFER        76 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         31 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         400 uses

I/O Register bits:                  0
Register bits not including I/Os:   190 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 192

@S |Mapping Summary:
Total  LUTs: 400 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 400 = 400 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:42:43 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	400
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	76
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	28
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	3
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	14
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	49
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	450
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	76

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	172
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	219
        CARRY Only       	:	17
        LUT with CARRY   	:	41
    LogicCells                  :	467/3520
    PLBs                        :	69/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.0 (sec)

Final Design Statistics
    Number of LUTs      	:	450
    Number of DFFs      	:	190
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	76
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	467/3520
    PLBs                        :	88/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 93.77 MHz | Target: 91.74 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1597
used logic cells: 467
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1597
used logic cells: 467
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 541 
I1212: Iteration  1 :    69 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:44:22 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:44:22 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:44:22 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:44:22 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:44:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:44:22 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:44:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:44:23 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:44:23 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:44:24 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:44:24 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 485 /       200
   2		0h:00m:00s		    -2.54ns		 479 /       200
   3		0h:00m:00s		    -2.54ns		 480 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[5] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[6] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 11 LUTs via timing driven replication

   4		0h:00m:00s		    -2.54ns		 491 /       211
   5		0h:00m:00s		    -2.54ns		 492 /       211

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   6		0h:00m:00s		    -2.32ns		 496 /       213
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_11 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_113_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:19|Unbuffered I/O b2v_inst.un1_reset_2_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_11 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_113_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:19|Unbuffered I/O b2v_inst.un1_reset_2_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.state_ns_i_0[6].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 158MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 158MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 215 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   215        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 158MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 158MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 159MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.53ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:44:25 2024
#


Top view:               anda_plis
Requested Frequency:    94.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.859

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.9 MHz      80.7 MHz      10.534        12.393        -1.859     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.534      -1.859  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.859
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.810
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.775
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.719
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.670
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.656
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -1.635
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.579
b2v_inst.reg_ancho_1[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]      0.540       -1.571
b2v_inst.reg_ancho_1[4]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]      0.540       -1.565
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                          Required           
Instance                        Reference         Type        Pin     Net                         Time         Slack 
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[0]     10.429       -1.859
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[1]     10.429       -1.859
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[2]     10.429       -1.859
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[3]     10.429       -1.859
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[4]     10.429       -1.859
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[5]     10.429       -1.859
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[6]     10.429       -1.859
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[7]     10.429       -1.859
b2v_inst.dir_mem[6]             anda_plis|clk     SB_DFF      D       un2_indice_4_iv_0[6]        10.429       -1.459
b2v_inst.dir_mem[5]             anda_plis|clk     SB_DFF      D       un2_indice_4_iv_0[5]        10.429       -1.319
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[0]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[0]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[0]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[1]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[1]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[1]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[5]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[5]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[5]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[5]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[4]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[4]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[4]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_34                                                               Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[3]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[3]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[3]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 159MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        98 uses
SB_DFF          37 uses
SB_DFFE         18 uses
SB_DFFER        83 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         39 uses
SB_DFFS         7 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         473 uses

I/O Register bits:                  0
Register bits not including I/Os:   213 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 215

@S |Mapping Summary:
Total  LUTs: 473 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 473 = 473 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 159MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:44:25 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	473
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	63
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	537
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	197
        LUT, DFF and CARRY	:	16
    Combinational LogicCells
        Only LUT         	:	283
        CARRY Only       	:	41
        LUT with CARRY   	:	41
    LogicCells                  :	578/3520
    PLBs                        :	87/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.9 (sec)

Final Design Statistics
    Number of LUTs      	:	537
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	98
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	578/3520
    PLBs                        :	98/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.62 MHz | Target: 94.97 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1859
used logic cells: 578
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1859
used logic cells: 578
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 633 
I1212: Iteration  1 :   157 unrouted : 1 seconds
I1212: Iteration  2 :    17 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:49:12 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:49:12 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:49:12 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:49:13 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:49:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:49:13 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:49:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:49:14 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:49:14 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:49:14 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:49:14 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 504 /       200
   2		0h:00m:00s		    -3.03ns		 494 /       200
   3		0h:00m:00s		    -2.28ns		 494 /       200
   4		0h:00m:00s		    -2.28ns		 491 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[6] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 505 /       209
   6		0h:00m:01s		    -1.63ns		 509 /       209


   7		0h:00m:01s		    -1.63ns		 517 /       209
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_4L6 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_21 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0_a4_1_5 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_a2_1_x1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_255_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_69_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3_x_sx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_o2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0_a4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_228_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_4L6 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_21 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0_a4_1_5 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_a2_1_x1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_255_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_69_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o3_x_sx[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_o2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_i_o2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_i_0_a4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e_N_2L1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_228_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_282_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 163MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 163MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 211 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   211        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 163MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 164MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 11.69ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:49:16 2024
#


Top view:               anda_plis
Requested Frequency:    85.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.063

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      85.5 MHz      72.7 MHz      11.693        13.757        -2.063     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  11.693      -2.063  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                  Arrival           
Instance                     Reference         Type         Pin     Net                Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
b2v_inst.state[15]           anda_plis|clk     SB_DFFR      Q       state[15]          0.540       -2.063
b2v_inst.state[17]           anda_plis|clk     SB_DFFS      Q       state[17]          0.540       -2.014
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]          0.540       -1.174
b2v_inst1.r_Clk_Count[0]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[0]     0.540       -1.129
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]          0.540       -1.125
b2v_inst1.r_Clk_Count[1]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[1]     0.540       -1.080
b2v_inst1.r_Clk_Count[3]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[3]     0.540       -1.080
b2v_inst1.r_Clk_Count[2]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[2]     0.540       -1.059
b2v_inst1.r_Clk_Count[4]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[4]     0.540       -1.031
b2v_inst1.r_Clk_Count[5]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[5]     0.540       -1.010
=========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required           
Instance                      Reference         Type             Pin          Net                      Time         Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
b2v_inst.dir_mem[6]           anda_plis|clk     SB_DFF           D            N_206_i                  11.588       -2.063
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[0]     dir_mem_RNIKCK23[0]      11.469       -1.174
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     dir_mem_RNIPD6T2[3]      11.469       -1.174
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     dir_mem_RNID6L23[5]      11.469       -1.174
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     dir_mem_RNIIBL23[6]      11.469       -1.174
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[0]     dir_mem_RNIKCK23[0]      11.490       -1.153
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[3]     dir_mem_RNIPD6T2[3]      11.490       -1.153
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[5]     dir_mem_RNID6L23[5]      11.490       -1.153
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[6]     dir_mem_RNIIBL23[6]      11.490       -1.153
b2v_inst1.r_Clk_Count[1]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]     11.588       -1.129
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.652
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.063

    Number of logic level(s):                12
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[15]               SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                        Net          -        -       1.599     -           10        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.449     2.588       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNIR9421[0]     SB_LUT4      I1       In      -         3.959       -         
b2v_inst.dir_mem_RNIR9421[0]     SB_LUT4      O        Out     0.400     4.359       -         
dir_mem_RNIR9421[0]              Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNI800C1[0]     SB_CARRY     I0       In      -         5.263       -         
b2v_inst.dir_mem_RNI800C1[0]     SB_CARRY     CO       Out     0.258     5.521       -         
un2_indice_cry_0                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CI       In      -         5.535       -         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CO       Out     0.126     5.661       -         
un2_indice_cry_1                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CI       In      -         5.675       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.126     5.801       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.815       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.942       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.956       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     6.082       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         6.096       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     6.222       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.608       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.924       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.295       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.673       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         10.044      -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.423      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.794      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     12.145      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.652      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.757 is 3.806(27.7%) logic and 9.951(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.014

    Number of logic level(s):                12
    Starting point:                          b2v_inst.state[17] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[17]               SB_DFFS      Q        Out     0.540     0.540       -         
state[17]                        Net          -        -       1.599     -           26        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.400     2.539       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNIR9421[0]     SB_LUT4      I1       In      -         3.910       -         
b2v_inst.dir_mem_RNIR9421[0]     SB_LUT4      O        Out     0.400     4.309       -         
dir_mem_RNIR9421[0]              Net          -        -       0.905     -           1         
b2v_inst.dir_mem_RNI800C1[0]     SB_CARRY     I0       In      -         5.214       -         
b2v_inst.dir_mem_RNI800C1[0]     SB_CARRY     CO       Out     0.258     5.472       -         
un2_indice_cry_0                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CI       In      -         5.486       -         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CO       Out     0.126     5.612       -         
un2_indice_cry_1                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CI       In      -         5.626       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.126     5.752       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.766       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.893       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.907       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     6.033       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         6.047       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     6.173       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.559       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.875       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.245       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.624       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         9.995       -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.374      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.745      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     12.095      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.602      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.708 is 3.757(27.4%) logic and 9.951(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.972

    Number of logic level(s):                11
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[15]               SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                        Net          -        -       1.599     -           10        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.449     2.588       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNIVBO41[1]     SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNIVBO41[1]     SB_LUT4      O        Out     0.449     4.408       -         
dir_mem_RNIVBO41[1]              Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     I0       In      -         5.313       -         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CO       Out     0.258     5.570       -         
un2_indice_cry_1                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CI       In      -         5.584       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.126     5.710       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.724       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.851       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.864       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     5.991       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         6.005       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     6.131       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.517       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.832       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.204       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.582       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         9.953       -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.332      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.703      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     12.054      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.560      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.666 is 3.729(27.3%) logic and 9.937(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.511
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.923

    Number of logic level(s):                11
    Starting point:                          b2v_inst.state[17] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[17]               SB_DFFS      Q        Out     0.540     0.540       -         
state[17]                        Net          -        -       1.599     -           26        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.400     2.539       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNIVBO41[1]     SB_LUT4      I0       In      -         3.910       -         
b2v_inst.dir_mem_RNIVBO41[1]     SB_LUT4      O        Out     0.449     4.359       -         
dir_mem_RNIVBO41[1]              Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     I0       In      -         5.263       -         
b2v_inst.dir_mem_RNIK2KQ2[1]     SB_CARRY     CO       Out     0.258     5.521       -         
un2_indice_cry_1                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CI       In      -         5.535       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.126     5.661       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.675       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.801       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.815       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     5.942       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         5.956       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     6.082       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.468       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.783       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.154       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.533       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         9.904       -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.283      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.654      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     12.004      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.511      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.617 is 3.680(27.0%) logic and 9.937(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.693
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.588

    - Propagation time:                      13.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.832

    Number of logic level(s):                10
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
b2v_inst.state[15]               SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                        Net          -        -       1.599     -           10        
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_RNIDMR9_1[15]     SB_LUT4      O        Out     0.449     2.588       -         
N_255                            Net          -        -       1.371     -           17        
b2v_inst.dir_mem_RNINV9V[2]      SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNINV9V[2]      SB_LUT4      O        Out     0.449     4.408       -         
dir_mem_RNINV9V[2]               Net          -        -       0.905     -           2         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     I0       In      -         5.313       -         
b2v_inst.dir_mem_RNIOOP34[2]     SB_CARRY     CO       Out     0.258     5.570       -         
un2_indice_cry_2                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CI       In      -         5.584       -         
b2v_inst.dir_mem_RNIUGVC5[3]     SB_CARRY     CO       Out     0.126     5.710       -         
un2_indice_cry_3                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CI       In      -         5.724       -         
b2v_inst.dir_mem_RNIGPJR6[4]     SB_CARRY     CO       Out     0.126     5.851       -         
un2_indice_cry_4                 Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CI       In      -         5.864       -         
b2v_inst.dir_mem_RNO_9[6]        SB_CARRY     CO       Out     0.126     5.991       -         
un2_indice_cry_5                 Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      I3       In      -         6.377       -         
b2v_inst.dir_mem_RNO_8[6]        SB_LUT4      O        Out     0.316     6.692       -         
un2_indice_20[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      I2       In      -         8.063       -         
b2v_inst.dir_mem_RNO_5[6]        SB_LUT4      O        Out     0.379     8.442       -         
dir_mem_RNO_5[6]                 Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      I2       In      -         9.813       -         
b2v_inst.dir_mem_RNO_2[6]        SB_LUT4      O        Out     0.379     10.192      -         
N_459                            Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      I2       In      -         11.563      -         
b2v_inst.dir_mem_RNO[6]          SB_LUT4      O        Out     0.351     11.913      -         
N_206_i                          Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]              SB_DFF       D        In      -         13.420      -         
===============================================================================================
Total path delay (propagation time + setup) of 13.525 is 3.602(26.6%) logic and 9.923(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 164MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        93 uses
SB_DFF          45 uses
SB_DFFE         10 uses
SB_DFFER        74 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         45 uses
SB_DFFS         5 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         502 uses

I/O Register bits:                  0
Register bits not including I/Os:   209 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 211

@S |Mapping Summary:
Total  LUTs: 502 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 502 = 502 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 164MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:49:16 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	502
    Number of DFFs      	:	209
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	15
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	560
    Number of DFFs      	:	209
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	197
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	311
        CARRY Only       	:	41
        LUT with CARRY   	:	40
    LogicCells                  :	601/3520
    PLBs                        :	89/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.1 (sec)

Final Design Statistics
    Number of LUTs      	:	560
    Number of DFFs      	:	209
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	601/3520
    PLBs                        :	107/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.79 MHz | Target: 85.54 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2065
used logic cells: 601
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2065
used logic cells: 601
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 643 
I1212: Iteration  1 :   124 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:54:27 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:54:27 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:54:27 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:54:27 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:54:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:54:28 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:54:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:54:29 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:54:29 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:54:29 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:54:29 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[6:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 458 /       200
   2		0h:00m:00s		    -3.03ns		 455 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[3] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   3		0h:00m:01s		    -1.63ns		 557 /       210
   4		0h:00m:01s		    -0.96ns		 557 /       210
   5		0h:00m:01s		    -0.88ns		 558 /       210
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[2] (in view: work.anda_plis(bdf_type)) with 19 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[4] (in view: work.anda_plis(bdf_type)) with 13 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[12] (in view: work.anda_plis(bdf_type)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[14] (in view: work.anda_plis(bdf_type)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Replicating instance b2v_inst1.r_RX_Data (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[8] (in view: work.anda_plis(bdf_type)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[10] (in view: work.anda_plis(bdf_type)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[15] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[7] (in view: work.anda_plis(bdf_type)) with 27 loads 2 times to improve timing.
Timing driven replication report
Added 15 Registers via timing driven replication
Added 14 LUTs via timing driven replication

   6		0h:00m:01s		    -0.23ns		 580 /       226
   7		0h:00m:01s		    -0.23ns		 583 /       226
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_12_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_14_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data_fast which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_8_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_10_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_15_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_7_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_14_i_N_5L8 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_31 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_12 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m33_i_o3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_14_i_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.g0_7 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.g0_9 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.g0_11 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.reset_idup which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_12_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_14_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data_fast which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_8_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_10_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_15_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_7_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_14_i_N_5L8 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_31 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_12 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m33_i_o3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_14_i_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.g0_7 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.g0_9 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.g0_11 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.reset_idup which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net N_1340.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.state_ns_i_0[6].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 228 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   228        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 156MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 156MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 156MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 156MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 9.44ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:54:31 2024
#


Top view:               anda_plis
Requested Frequency:    106.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.666

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      106.0 MHz     90.1 MHz      9.438         11.104        -1.666     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  9.438       -1.666  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                 Arrival           
Instance                    Reference         Type        Pin     Net                Time        Slack 
                            Clock                                                                      
-------------------------------------------------------------------------------------------------------
b2v_inst.state_14_rep1      anda_plis|clk     SB_DFFR     Q       state_14_rep1      0.540       -1.666
b2v_inst.state[9]           anda_plis|clk     SB_DFFR     Q       state[9]           0.540       -1.659
b2v_inst.state_17_rep1      anda_plis|clk     SB_DFFS     Q       state_17_rep1      0.540       -1.659
b2v_inst.state[11]          anda_plis|clk     SB_DFFR     Q       state[11]          0.540       -1.631
b2v_inst.state_fast[15]     anda_plis|clk     SB_DFFR     Q       state_fast[15]     0.540       -1.631
b2v_inst.state[5]           anda_plis|clk     SB_DFFR     Q       state[5]           0.540       -1.617
b2v_inst.state[6]           anda_plis|clk     SB_DFFR     Q       state[6]           0.540       -1.609
b2v_inst.state[13]          anda_plis|clk     SB_DFFR     Q       state[13]          0.540       -1.609
b2v_inst.state_fast[8]      anda_plis|clk     SB_DFFR     Q       state_fast[8]      0.540       -1.609
b2v_inst.state_fast[10]     anda_plis|clk     SB_DFFR     Q       state_fast[10]     0.540       -1.581
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                              Required           
Instance                      Reference         Type             Pin          Net                   Time         Slack 
                              Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]     9.214        -1.666
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]     9.214        -1.666
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     addr_ram_1_0_i[5]     9.214        -1.666
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     addr_ram_1_0_i[6]     9.214        -1.666
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[1]     addr_ram_1_0_i[1]     9.214        -1.659
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[2]     addr_ram_1_0_i[2]     9.214        -1.659
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[4]     addr_ram_1_0_i[4]     9.214        -1.659
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[0]     addr_ram_1_0_i[0]     9.235        -1.645
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[3]     addr_ram_1_0_i[3]     9.235        -1.645
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[5]     addr_ram_1_0_i[5]     9.235        -1.645
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.438
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.214

    - Propagation time:                      10.879
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.666

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state_14_rep1 / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                       Pin          Pin               Arrival     No. of    
Name                                Type             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
b2v_inst.state_14_rep1              SB_DFFR          Q            Out     0.540     0.540       -         
state_14_rep1                       Net              -            -       1.599     -           4         
b2v_inst.state_fast_RNI6C4U[15]     SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_fast_RNI6C4U[15]     SB_LUT4          O            Out     0.386     2.525       -         
N_349                               Net              -            -       1.371     -           7         
b2v_inst.dir_mem_RNICQKL1[3]        SB_LUT4          I0           In      -         3.896       -         
b2v_inst.dir_mem_RNICQKL1[3]        SB_LUT4          O            Out     0.449     4.345       -         
addr_ram_1_0_i_1[3]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_2_RNIQ8KR3[3]      SB_LUT4          I0           In      -         5.715       -         
b2v_inst.dir_mem_2_RNIQ8KR3[3]      SB_LUT4          O            Out     0.449     6.164       -         
addr_ram_1_0_i[3]                   Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0           SB_RAM256x16     WADDR[3]     In      -         10.879      -         
==========================================================================================================
Total path delay (propagation time + setup) of 11.104 is 2.048(18.4%) logic and 9.056(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.438
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.214

    - Propagation time:                      10.879
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.666

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state_14_rep1 / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                       Pin          Pin               Arrival     No. of    
Name                                Type             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
b2v_inst.state_14_rep1              SB_DFFR          Q            Out     0.540     0.540       -         
state_14_rep1                       Net              -            -       1.599     -           4         
b2v_inst.state_fast_RNI6C4U[15]     SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_fast_RNI6C4U[15]     SB_LUT4          O            Out     0.386     2.525       -         
N_349                               Net              -            -       1.371     -           7         
b2v_inst.dir_mem_RNISE3R1[6]        SB_LUT4          I0           In      -         3.896       -         
b2v_inst.dir_mem_RNISE3R1[6]        SB_LUT4          O            Out     0.449     4.345       -         
addr_ram_1_0_i_1[6]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_2_RNIJ6314[6]      SB_LUT4          I0           In      -         5.715       -         
b2v_inst.dir_mem_2_RNIJ6314[6]      SB_LUT4          O            Out     0.449     6.164       -         
addr_ram_1_0_i[6]                   Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0           SB_RAM256x16     WADDR[6]     In      -         10.879      -         
==========================================================================================================
Total path delay (propagation time + setup) of 11.104 is 2.048(18.4%) logic and 9.056(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.438
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.214

    - Propagation time:                      10.879
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.666

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state_14_rep1 / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                       Pin          Pin               Arrival     No. of    
Name                                Type             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
b2v_inst.state_14_rep1              SB_DFFR          Q            Out     0.540     0.540       -         
state_14_rep1                       Net              -            -       1.599     -           4         
b2v_inst.state_fast_RNI6C4U[15]     SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_fast_RNI6C4U[15]     SB_LUT4          O            Out     0.386     2.525       -         
N_349                               Net              -            -       1.371     -           7         
b2v_inst.dir_mem_RNIQC3R1[5]        SB_LUT4          I0           In      -         3.896       -         
b2v_inst.dir_mem_RNIQC3R1[5]        SB_LUT4          O            Out     0.449     4.345       -         
addr_ram_1_0_i_1[5]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_2_RNIE1314[5]      SB_LUT4          I0           In      -         5.715       -         
b2v_inst.dir_mem_2_RNIE1314[5]      SB_LUT4          O            Out     0.449     6.164       -         
addr_ram_1_0_i[5]                   Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0           SB_RAM256x16     WADDR[5]     In      -         10.879      -         
==========================================================================================================
Total path delay (propagation time + setup) of 11.104 is 2.048(18.4%) logic and 9.056(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.438
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.214

    - Propagation time:                      10.879
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.666

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state_14_rep1 / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                       Pin          Pin               Arrival     No. of    
Name                                Type             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
b2v_inst.state_14_rep1              SB_DFFR          Q            Out     0.540     0.540       -         
state_14_rep1                       Net              -            -       1.599     -           4         
b2v_inst.state_fast_RNI6C4U[15]     SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_fast_RNI6C4U[15]     SB_LUT4          O            Out     0.386     2.525       -         
N_349                               Net              -            -       1.371     -           7         
b2v_inst.dir_mem_RNIG23R1[0]        SB_LUT4          I0           In      -         3.896       -         
b2v_inst.dir_mem_RNIG23R1[0]        SB_LUT4          O            Out     0.449     4.345       -         
addr_ram_1_0_i_1[0]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_3_RNI8TV34[0]      SB_LUT4          I0           In      -         5.715       -         
b2v_inst.dir_mem_3_RNI8TV34[0]      SB_LUT4          O            Out     0.449     6.164       -         
addr_ram_1_0_i[0]                   Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0           SB_RAM256x16     WADDR[0]     In      -         10.879      -         
==========================================================================================================
Total path delay (propagation time + setup) of 11.104 is 2.048(18.4%) logic and 9.056(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.438
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.214

    - Propagation time:                      10.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.659

    Number of logic level(s):                3
    Starting point:                          b2v_inst.state[9] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[1]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[9]                  SB_DFFR          Q            Out     0.540     0.540       -         
state[9]                           Net              -            -       1.599     -           13        
b2v_inst.state_fast_RNIQ7OK[8]     SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_fast_RNIQ7OK[8]     SB_LUT4          O            Out     0.449     2.588       -         
N_346                              Net              -            -       1.371     -           7         
b2v_inst.dir_mem_1_RNIJA891[1]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNIJA891[1]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_0_iv_0[1]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIS1RS3[1]       SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_RNIS1RS3[1]       SB_LUT4          O            Out     0.379     6.157       -         
addr_ram_1_0_i[1]                  Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[1]     In      -         10.872      -         
=========================================================================================================
Total path delay (propagation time + setup) of 11.097 is 2.041(18.4%) logic and 9.056(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 156MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 156MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        99 uses
SB_DFF          34 uses
SB_DFFE         22 uses
SB_DFFER        80 uses
SB_DFFES        2 uses
SB_DFFESR       9 uses
SB_DFFR         55 uses
SB_DFFS         5 uses
SB_DFFSR        18 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         556 uses

I/O Register bits:                  0
Register bits not including I/Os:   226 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 228

@S |Mapping Summary:
Total  LUTs: 556 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 556 = 556 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 156MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:54:31 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	556
    Number of DFFs      	:	226
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	13
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	55
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	612
    Number of DFFs      	:	226
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	213
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	345
        CARRY Only       	:	45
        LUT with CARRY   	:	41
    LogicCells                  :	657/3520
    PLBs                        :	98/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.5 (sec)

Final Design Statistics
    Number of LUTs      	:	612
    Number of DFFs      	:	226
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	99
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	657/3520
    PLBs                        :	117/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 94.73 MHz | Target: 105.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2322
used logic cells: 657
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2322
used logic cells: 657
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 696 
I1212: Iteration  1 :   113 unrouted : 2 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 14:57:08 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 14:57:08 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 14:57:08 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 14:57:08 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 14:57:08 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:57:08 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:57:08 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 14:57:10 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 14:57:10 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     233  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 233 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:57:10 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 14:57:10 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 486 /       205
   2		0h:00m:00s		    -2.54ns		 474 /       205
   3		0h:00m:00s		    -2.54ns		 473 /       205

   4		0h:00m:00s		    -2.54ns		 476 /       205
   5		0h:00m:01s		    -2.54ns		 477 /       205

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 18 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 18 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[2] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   6		0h:00m:01s		    -2.32ns		 478 /       210
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_14 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_14 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.state_ns_i_0[6].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 160MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 160MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 212 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   212        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 160MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.55ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 14:57:12 2024
#


Top view:               anda_plis
Requested Frequency:    94.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.861

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.8 MHz      80.6 MHz      10.546        12.407        -1.861     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.546      -1.861  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.861
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.812
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.721
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.672
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.581
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.532
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -1.440
b2v_inst.reg_ancho_3[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]     0.540       -1.391
b2v_inst.reg_ancho_1[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]     0.540       -1.300
b2v_inst.reg_ancho_3[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[4]     0.540       -1.251
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                           Required           
Instance                        Reference         Type         Pin     Net                         Time         Slack 
                                Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[0]     10.441       -1.861
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[1]     10.441       -1.861
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[2]     10.441       -1.861
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[3]     10.441       -1.861
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[4]     10.441       -1.861
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[5]     10.441       -1.861
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[6]     10.441       -1.861
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[7]     10.441       -1.861
b2v_inst1.r_Clk_Count[1]        anda_plis|clk     SB_DFFSR     D       r_Clk_Count_6_0_i[1]        10.441       -0.814
b2v_inst1.r_Clk_Count[4]        anda_plis|clk     SB_DFFSR     D       r_Clk_Count_6_0_i[4]        10.441       -0.814
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[0]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[1]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[2]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[3]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[4]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 160MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        115 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        85 uses
SB_DFFES        3 uses
SB_DFFESR       7 uses
SB_DFFR         33 uses
SB_DFFS         2 uses
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         432 uses

I/O Register bits:                  0
Register bits not including I/Os:   210 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 212

@S |Mapping Summary:
Total  LUTs: 432 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 432 = 432 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 160MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 14:57:12 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	432
    Number of DFFs      	:	210
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	6
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	14
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	68
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	501
    Number of DFFs      	:	210
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	188
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	241
        CARRY Only       	:	44
        LUT with CARRY   	:	50
    LogicCells                  :	545/3520
    PLBs                        :	82/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.8 (sec)

Final Design Statistics
    Number of LUTs      	:	501
    Number of DFFs      	:	210
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	545/3520
    PLBs                        :	109/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 96.36 MHz | Target: 94.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1890
used logic cells: 545
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1890
used logic cells: 545
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 593 
I1212: Iteration  1 :   104 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 15:02:28 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 15:02:28 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 15:02:28 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@W: CL190 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Optimizing register bit cuenta(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Pruning register bit 7 of cuenta(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 15:02:28 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 15:02:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 15:02:28 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 15:02:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 15:02:30 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 15:02:30 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     234  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 234 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 15:02:30 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 15:02:30 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 175MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.77ns		 524 /       206
   2		0h:00m:01s		    -2.12ns		 503 /       206
   3		0h:00m:01s		    -2.12ns		 502 /       206
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 35 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:01s		    -2.12ns		 520 /       214
   5		0h:00m:01s		    -1.90ns		 521 /       214
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:01s		    -1.90ns		 522 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_20 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a0_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_167_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_120_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_122_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_210_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a2_1[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_20 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a0_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_167_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_120_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_122_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_210_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a2_1[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_254_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 175MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 175MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 175MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 175MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.70ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 15:02:33 2024
#


Top view:               anda_plis
Requested Frequency:    93.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.888

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      93.5 MHz      79.4 MHz      10.701        12.589        -1.888     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.701      -1.888  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.888
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.839
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.748
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.699
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.608
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.559
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -1.468
b2v_inst.reg_ancho_3[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]     0.540       -1.419
b2v_inst.reg_ancho_1[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]     0.540       -1.327
b2v_inst.reg_ancho_3[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[4]     0.540       -1.278
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.595       -1.888
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[1]     10.595       -1.888
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.595       -1.888
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[3]     10.595       -1.888
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.595       -1.888
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[5]     10.595       -1.888
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[6]     10.595       -1.888
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.595       -1.888
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_152                       10.476       -0.466
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_148                       10.476       -0.466
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.701
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.595

    - Propagation time:                      12.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.888

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_270                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      O        Out     0.449     9.157       -         
un1_reg_anterior_0_i_1[0]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.484      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.589 is 3.981(31.6%) logic and 8.608(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.701
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.595

    - Propagation time:                      12.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.888

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_270                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      O        Out     0.449     9.157       -         
un1_reg_anterior_0_i_1[1]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         12.484      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.589 is 3.981(31.6%) logic and 8.608(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.701
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.595

    - Propagation time:                      12.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.888

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_270                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     9.157       -         
un1_reg_anterior_0_i_1[2]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.484      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.589 is 3.981(31.6%) logic and 8.608(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.701
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.595

    - Propagation time:                      12.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.888

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_270                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      O        Out     0.449     9.157       -         
un1_reg_anterior_0_i_1[3]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         12.484      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.589 is 3.981(31.6%) logic and 8.608(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.701
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.595

    - Propagation time:                      12.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.888

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_i_m2_ns_1                                     Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
N_270                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     9.157       -         
un1_reg_anterior_0_i_1[4]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.449     10.977      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.484      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.589 is 3.981(31.6%) logic and 8.608(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 175MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        89 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        83 uses
SB_DFFES        5 uses
SB_DFFESR       8 uses
SB_DFFR         38 uses
SB_DFFS         3 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         498 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 498 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 498 = 498 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 175MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 15:02:33 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	498
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	62
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	561
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	204
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	39
        LUT with CARRY   	:	38
    LogicCells                  :	600/3520
    PLBs                        :	88/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.6 (sec)

Final Design Statistics
    Number of LUTs      	:	561
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	600/3520
    PLBs                        :	111/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 85.14 MHz | Target: 93.46 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1949
used logic cells: 600
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1949
used logic cells: 600
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 653 
I1212: Iteration  1 :    96 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 16:03:37 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 16:03:37 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 16:03:38 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 16:03:38 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 16:03:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:03:38 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:03:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:03:39 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 16:03:39 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 16:03:40 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 16:03:40 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 482 /       200
   2		0h:00m:00s		    -3.03ns		 476 /       200
   3		0h:00m:00s		    -3.03ns		 476 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[1] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[4] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[15] (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 11 LUTs via timing driven replication

   4		0h:00m:01s		    -1.63ns		 517 /       211
   5		0h:00m:01s		    -1.63ns		 522 /       211

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[12] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[13] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[2] (in view: work.anda_plis(bdf_type)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   6		0h:00m:01s		    -1.41ns		 527 /       217
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_24_0_a4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_16 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_7 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_23_0_a4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_1_ns_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_24_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_149_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_23_0_m4_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_145_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_23_0_a4_0_N_4L5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_24_0_a4_0_N_4L5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_24_0_a4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_16 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_7 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_23_0_a4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_1_ns_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_24_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_149_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_23_0_m4_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_145_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_23_0_a4_0_N_4L5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_24_0_a4_0_N_4L5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_89_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 167MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 167MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 219 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   219        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 167MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 167MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 167MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 167MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.63ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 16:03:42 2024
#


Top view:               anda_plis
Requested Frequency:    94.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.876

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.1 MHz      80.0 MHz      10.629        12.505        -1.876     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.629      -1.876  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.876
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.827
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.736
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.686
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.595
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.546
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -1.455
b2v_inst.reg_ancho_3[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]     0.540       -1.406
b2v_inst.state_fast[15]     anda_plis|clk     SB_DFFR      Q       state_fast[15]     0.540       -1.406
b2v_inst.state_fast[17]     anda_plis|clk     SB_DFFS      Q       state_fast[17]     0.540       -1.357
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                         Required           
Instance                        Reference         Type        Pin     Net                        Time         Slack 
                                Clock                                                                               
--------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE     D       data_a_escribir_RNO[0]     10.524       -1.876
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE     D       N_45_0                     10.524       -1.876
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE     D       N_35_0                     10.524       -1.876
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE     D       N_27_0                     10.524       -1.876
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE     D       N_95_0                     10.524       -1.876
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE     D       N_85_0                     10.524       -1.876
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE     D       N_75_0                     10.524       -1.876
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE     D       data_a_escribir_RNO[7]     10.524       -1.876
b2v_inst.dir_mem[6]             anda_plis|clk     SB_DFF      D       un2_indice_3_iv_0[6]       10.524       -1.406
b2v_inst.dir_mem[5]             anda_plis|clk     SB_DFF      D       un2_indice_3_iv_0[5]       10.524       -1.266
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.629
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.524

    - Propagation time:                      12.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.876

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
m148_ns_1                                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_279                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_233                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.449     10.893      -         
data_a_escribir_RNO[0]                                             Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.400      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.505 is 3.897(31.2%) logic and 8.608(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.629
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.524

    - Propagation time:                      12.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.876

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
m148_ns_1                                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_279                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_92_0                                                             Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.449     10.893      -         
N_95_0                                                             Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.400      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.505 is 3.897(31.2%) logic and 8.608(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.629
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.524

    - Propagation time:                      12.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.876

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
m148_ns_1                                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_279                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_82_0                                                             Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.449     10.893      -         
N_85_0                                                             Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.400      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.505 is 3.897(31.2%) logic and 8.608(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.629
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.524

    - Propagation time:                      12.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.876

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
m148_ns_1                                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_279                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[6]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[6]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_243                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[6]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[6]                                    SB_LUT4      O        Out     0.449     10.893      -         
N_75_0                                                             Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[6]                                        SB_DFFE      D        In      -         12.400      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.505 is 3.897(31.2%) logic and 8.608(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.629
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.524

    - Propagation time:                      12.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.876

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
m148_ns_1                                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_279                                                              Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_62                                                               Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      O        Out     0.449     10.893      -         
data_a_escribir_RNO[7]                                             Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[7]                                        SB_DFFE      D        In      -         12.400      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.505 is 3.897(31.2%) logic and 8.608(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 167MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 167MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        104 uses
SB_DFF          44 uses
SB_DFFE         11 uses
SB_DFFER        80 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         45 uses
SB_DFFS         7 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         501 uses

I/O Register bits:                  0
Register bits not including I/Os:   217 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 219

@S |Mapping Summary:
Total  LUTs: 501 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 501 = 501 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 167MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 16:03:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	501
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	104
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	9
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	63
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	565
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	104

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	204
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	300
        CARRY Only       	:	43
        LUT with CARRY   	:	48
    LogicCells                  :	608/3520
    PLBs                        :	90/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.3 (sec)

Final Design Statistics
    Number of LUTs      	:	565
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	104
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	608/3520
    PLBs                        :	100/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 90.63 MHz | Target: 94.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1934
used logic cells: 608
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1934
used logic cells: 608
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 667 
I1212: Iteration  1 :   112 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 16:08:32 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 16:08:32 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 16:08:33 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 16:08:33 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 16:08:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:08:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:08:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:08:34 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 16:08:34 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 16:08:34 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 16:08:34 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 485 /       200
   2		0h:00m:00s		    -3.03ns		 478 /       200
   3		0h:00m:00s		    -3.03ns		 478 /       200
   4		0h:00m:00s		    -1.63ns		 478 /       200
   5		0h:00m:00s		    -1.63ns		 477 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[15] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 13 Registers via timing driven replication
Added 13 LUTs via timing driven replication

   6		0h:00m:01s		    -1.63ns		 530 /       213
   7		0h:00m:01s		    -1.63ns		 531 /       213

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta_pixel[0] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   8		0h:00m:01s		    -0.88ns		 531 /       214
   9		0h:00m:01s		    -0.23ns		 532 /       214
  10		0h:00m:01s		    -0.23ns		 535 /       214
  11		0h:00m:01s		    -0.23ns		 537 /       214
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:19|Unbuffered I/O b2v_inst.un1_reset_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_ac0_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_23 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_ecf0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_ecf1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_159_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_5 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_8 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:19|Unbuffered I/O b2v_inst.un1_reset_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_ac0_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_23 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_ecf0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_ecf1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_0_sqmuxa_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_159_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_5 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_8 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.state_ns_i_0[6].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   216        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 163MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.37ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 16:08:37 2024
#


Top view:               anda_plis
Requested Frequency:    96.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.831

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      96.4 MHz      81.9 MHz      10.373        12.203        -1.831     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.373      -1.831  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                         Arrival           
Instance                           Reference         Type         Pin     Net                       Time        Slack 
                                   Clock                                                                              
----------------------------------------------------------------------------------------------------------------------
b2v_inst4.pix_count_int[0]         anda_plis|clk     SB_DFFR      Q       SYNTHESIZED_WIRE_2[0]     0.540       -1.831
b2v_inst4.pix_count_int[1]         anda_plis|clk     SB_DFFR      Q       SYNTHESIZED_WIRE_2[1]     0.540       -1.781
b2v_inst.pix_count_anterior[0]     anda_plis|clk     SB_DFFER     Q       pix_count_anterior[0]     0.540       -1.760
b2v_inst.pix_count_anterior[1]     anda_plis|clk     SB_DFFER     Q       pix_count_anterior[1]     0.540       -1.697
b2v_inst4.pix_count_int[2]         anda_plis|clk     SB_DFFR      Q       SYNTHESIZED_WIRE_2[2]     0.540       -1.690
b2v_inst4.pix_count_int[3]         anda_plis|clk     SB_DFFR      Q       SYNTHESIZED_WIRE_2[3]     0.540       -1.641
b2v_inst.pix_count_anterior[2]     anda_plis|clk     SB_DFFER     Q       pix_count_anterior[2]     0.540       -1.620
b2v_inst.state_fast[15]            anda_plis|clk     SB_DFFR      Q       state_fast[15]            0.540       -1.620
b2v_inst.state_fast[17]            anda_plis|clk     SB_DFFS      Q       state_fast[17]            0.540       -1.571
b2v_inst.pix_count_anterior[3]     anda_plis|clk     SB_DFFER     Q       pix_count_anterior[3]     0.540       -1.557
======================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                        Required           
Instance                      Reference         Type         Pin     Net                      Time         Slack 
                              Clock                                                                              
-----------------------------------------------------------------------------------------------------------------
b2v_inst.ignorar_ancho_1      anda_plis|clk     SB_DFFER     E       N_116_i                  10.373       -1.831
b2v_inst.dir_mem[6]           anda_plis|clk     SB_DFF       D       un2_indice_3_iv_0[6]     10.268       -1.620
b2v_inst.dir_mem[5]           anda_plis|clk     SB_DFF       D       un2_indice_3_iv_0[5]     10.268       -1.522
b2v_inst.dir_mem_3[6]         anda_plis|clk     SB_DFF       D       dir_mem_3_5              10.268       -1.438
b2v_inst.dir_mem_3[5]         anda_plis|clk     SB_DFF       D       dir_mem_3_4              10.268       -1.298
b2v_inst.dir_mem_3[4]         anda_plis|clk     SB_DFF       D       dir_mem_3_3              10.268       -1.158
b2v_inst.dir_mem_3[3]         anda_plis|clk     SB_DFF       D       dir_mem_3_2              10.268       -1.017
b2v_inst.dir_mem[1]           anda_plis|clk     SB_DFF       D       un2_indice_3_iv_0[1]     10.268       -0.919
b2v_inst.dir_mem_3[2]         anda_plis|clk     SB_DFF       D       dir_mem_3_1              10.268       -0.877
b2v_inst.ignorar_anterior     anda_plis|clk     SB_DFFER     E       un1_state_20_0           10.373       -0.819
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.373
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.373

    - Propagation time:                      12.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.831

    Number of logic level(s):                12
    Starting point:                          b2v_inst4.pix_count_int[0] / Q
    Ending point:                            b2v_inst.ignorar_ancho_1 / E
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst4.pix_count_int[0]                      SB_DFFR      Q        Out     0.540     0.540       -         
SYNTHESIZED_WIRE_2[0]                           Net          -        -       1.599     -           5         
b2v_inst.un1_pix_count_anterior_0_I_1_c_RNO     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.un1_pix_count_anterior_0_I_1_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_pix_count_anterior_0_I_1_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_pix_count_anterior_0_I_1_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.un1_pix_count_anterior_0_I_1_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_pix_count_anterior_0_data_tmp[0]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_27_c        SB_CARRY     CI       In      -         3.764       -         
b2v_inst.un1_pix_count_anterior_0_I_27_c        SB_CARRY     CO       Out     0.126     3.890       -         
un1_pix_count_anterior_0_data_tmp[1]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_15_c        SB_CARRY     CI       In      -         3.905       -         
b2v_inst.un1_pix_count_anterior_0_I_15_c        SB_CARRY     CO       Out     0.126     4.031       -         
un1_pix_count_anterior_0_data_tmp[2]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_21_c        SB_CARRY     CI       In      -         4.045       -         
b2v_inst.un1_pix_count_anterior_0_I_21_c        SB_CARRY     CO       Out     0.126     4.171       -         
un1_pix_count_anterior_0_data_tmp[3]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_51_c        SB_CARRY     CI       In      -         4.185       -         
b2v_inst.un1_pix_count_anterior_0_I_51_c        SB_CARRY     CO       Out     0.126     4.311       -         
un1_pix_count_anterior_0_data_tmp[4]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_9_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.un1_pix_count_anterior_0_I_9_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_pix_count_anterior_0_data_tmp[5]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_39_c        SB_CARRY     CI       In      -         4.465       -         
b2v_inst.un1_pix_count_anterior_0_I_39_c        SB_CARRY     CO       Out     0.126     4.591       -         
un1_pix_count_anterior_0_N_2                    Net          -        -       0.386     -           6         
b2v_inst.ignorar_ancho_1_RNO_2                  SB_LUT4      I0       In      -         4.978       -         
b2v_inst.ignorar_ancho_1_RNO_2                  SB_LUT4      O        Out     0.449     5.426       -         
m86_e_2                                         Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_1                  SB_LUT4      I2       In      -         6.797       -         
b2v_inst.ignorar_ancho_1_RNO_1                  SB_LUT4      O        Out     0.379     7.176       -         
ignorar_ancho_1_RNO_1                           Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_0                  SB_LUT4      I2       In      -         8.547       -         
b2v_inst.ignorar_ancho_1_RNO_0                  SB_LUT4      O        Out     0.379     8.926       -         
m86_e_4                                         Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO                    SB_LUT4      I1       In      -         10.297      -         
b2v_inst.ignorar_ancho_1_RNO                    SB_LUT4      O        Out     0.400     10.696      -         
N_116_i                                         Net          -        -       1.507     -           1         
b2v_inst.ignorar_ancho_1                        SB_DFFER     E        In      -         12.203      -         
==============================================================================================================
Total path delay (propagation time + setup) of 12.203 is 3.609(29.6%) logic and 8.594(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.373
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.373

    - Propagation time:                      12.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.781

    Number of logic level(s):                12
    Starting point:                          b2v_inst4.pix_count_int[1] / Q
    Ending point:                            b2v_inst.ignorar_ancho_1 / E
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst4.pix_count_int[1]                      SB_DFFR      Q        Out     0.540     0.540       -         
SYNTHESIZED_WIRE_2[1]                           Net          -        -       1.599     -           5         
b2v_inst.un1_pix_count_anterior_0_I_1_c_RNO     SB_LUT4      I1       In      -         2.139       -         
b2v_inst.un1_pix_count_anterior_0_I_1_c_RNO     SB_LUT4      O        Out     0.400     2.539       -         
un1_pix_count_anterior_0_I_1_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_pix_count_anterior_0_I_1_c         SB_CARRY     I0       In      -         3.444       -         
b2v_inst.un1_pix_count_anterior_0_I_1_c         SB_CARRY     CO       Out     0.258     3.701       -         
un1_pix_count_anterior_0_data_tmp[0]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_27_c        SB_CARRY     CI       In      -         3.715       -         
b2v_inst.un1_pix_count_anterior_0_I_27_c        SB_CARRY     CO       Out     0.126     3.841       -         
un1_pix_count_anterior_0_data_tmp[1]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_15_c        SB_CARRY     CI       In      -         3.855       -         
b2v_inst.un1_pix_count_anterior_0_I_15_c        SB_CARRY     CO       Out     0.126     3.982       -         
un1_pix_count_anterior_0_data_tmp[2]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_21_c        SB_CARRY     CI       In      -         3.996       -         
b2v_inst.un1_pix_count_anterior_0_I_21_c        SB_CARRY     CO       Out     0.126     4.122       -         
un1_pix_count_anterior_0_data_tmp[3]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_51_c        SB_CARRY     CI       In      -         4.136       -         
b2v_inst.un1_pix_count_anterior_0_I_51_c        SB_CARRY     CO       Out     0.126     4.262       -         
un1_pix_count_anterior_0_data_tmp[4]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_9_c         SB_CARRY     CI       In      -         4.276       -         
b2v_inst.un1_pix_count_anterior_0_I_9_c         SB_CARRY     CO       Out     0.126     4.402       -         
un1_pix_count_anterior_0_data_tmp[5]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_39_c        SB_CARRY     CI       In      -         4.416       -         
b2v_inst.un1_pix_count_anterior_0_I_39_c        SB_CARRY     CO       Out     0.126     4.542       -         
un1_pix_count_anterior_0_N_2                    Net          -        -       0.386     -           6         
b2v_inst.ignorar_ancho_1_RNO_2                  SB_LUT4      I0       In      -         4.928       -         
b2v_inst.ignorar_ancho_1_RNO_2                  SB_LUT4      O        Out     0.449     5.377       -         
m86_e_2                                         Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_1                  SB_LUT4      I2       In      -         6.748       -         
b2v_inst.ignorar_ancho_1_RNO_1                  SB_LUT4      O        Out     0.379     7.127       -         
ignorar_ancho_1_RNO_1                           Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_0                  SB_LUT4      I2       In      -         8.498       -         
b2v_inst.ignorar_ancho_1_RNO_0                  SB_LUT4      O        Out     0.379     8.877       -         
m86_e_4                                         Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO                    SB_LUT4      I1       In      -         10.248      -         
b2v_inst.ignorar_ancho_1_RNO                    SB_LUT4      O        Out     0.400     10.647      -         
N_116_i                                         Net          -        -       1.507     -           1         
b2v_inst.ignorar_ancho_1                        SB_DFFER     E        In      -         12.154      -         
==============================================================================================================
Total path delay (propagation time + setup) of 12.154 is 3.560(29.3%) logic and 8.594(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.373
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.373

    - Propagation time:                      12.133
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.760

    Number of logic level(s):                12
    Starting point:                          b2v_inst.pix_count_anterior[0] / Q
    Ending point:                            b2v_inst.ignorar_ancho_1 / E
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst.pix_count_anterior[0]                  SB_DFFER     Q        Out     0.540     0.540       -         
pix_count_anterior[0]                           Net          -        -       1.599     -           1         
b2v_inst.un1_pix_count_anterior_0_I_1_c_RNO     SB_LUT4      I2       In      -         2.139       -         
b2v_inst.un1_pix_count_anterior_0_I_1_c_RNO     SB_LUT4      O        Out     0.379     2.518       -         
un1_pix_count_anterior_0_I_1_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_pix_count_anterior_0_I_1_c         SB_CARRY     I0       In      -         3.423       -         
b2v_inst.un1_pix_count_anterior_0_I_1_c         SB_CARRY     CO       Out     0.258     3.680       -         
un1_pix_count_anterior_0_data_tmp[0]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_27_c        SB_CARRY     CI       In      -         3.694       -         
b2v_inst.un1_pix_count_anterior_0_I_27_c        SB_CARRY     CO       Out     0.126     3.820       -         
un1_pix_count_anterior_0_data_tmp[1]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_15_c        SB_CARRY     CI       In      -         3.834       -         
b2v_inst.un1_pix_count_anterior_0_I_15_c        SB_CARRY     CO       Out     0.126     3.961       -         
un1_pix_count_anterior_0_data_tmp[2]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_21_c        SB_CARRY     CI       In      -         3.975       -         
b2v_inst.un1_pix_count_anterior_0_I_21_c        SB_CARRY     CO       Out     0.126     4.101       -         
un1_pix_count_anterior_0_data_tmp[3]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_51_c        SB_CARRY     CI       In      -         4.115       -         
b2v_inst.un1_pix_count_anterior_0_I_51_c        SB_CARRY     CO       Out     0.126     4.241       -         
un1_pix_count_anterior_0_data_tmp[4]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_9_c         SB_CARRY     CI       In      -         4.255       -         
b2v_inst.un1_pix_count_anterior_0_I_9_c         SB_CARRY     CO       Out     0.126     4.381       -         
un1_pix_count_anterior_0_data_tmp[5]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_39_c        SB_CARRY     CI       In      -         4.395       -         
b2v_inst.un1_pix_count_anterior_0_I_39_c        SB_CARRY     CO       Out     0.126     4.521       -         
un1_pix_count_anterior_0_N_2                    Net          -        -       0.386     -           6         
b2v_inst.ignorar_ancho_1_RNO_2                  SB_LUT4      I0       In      -         4.907       -         
b2v_inst.ignorar_ancho_1_RNO_2                  SB_LUT4      O        Out     0.449     5.356       -         
m86_e_2                                         Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_1                  SB_LUT4      I2       In      -         6.727       -         
b2v_inst.ignorar_ancho_1_RNO_1                  SB_LUT4      O        Out     0.379     7.106       -         
ignorar_ancho_1_RNO_1                           Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_0                  SB_LUT4      I2       In      -         8.477       -         
b2v_inst.ignorar_ancho_1_RNO_0                  SB_LUT4      O        Out     0.379     8.856       -         
m86_e_4                                         Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO                    SB_LUT4      I1       In      -         10.227      -         
b2v_inst.ignorar_ancho_1_RNO                    SB_LUT4      O        Out     0.400     10.626      -         
N_116_i                                         Net          -        -       1.507     -           1         
b2v_inst.ignorar_ancho_1                        SB_DFFER     E        In      -         12.133      -         
==============================================================================================================
Total path delay (propagation time + setup) of 12.133 is 3.539(29.2%) logic and 8.594(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.373
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.373

    - Propagation time:                      12.070
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.697

    Number of logic level(s):                12
    Starting point:                          b2v_inst.pix_count_anterior[1] / Q
    Ending point:                            b2v_inst.ignorar_ancho_1 / E
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
b2v_inst.pix_count_anterior[1]                  SB_DFFER     Q        Out     0.540     0.540       -         
pix_count_anterior[1]                           Net          -        -       1.599     -           1         
b2v_inst.un1_pix_count_anterior_0_I_1_c_RNO     SB_LUT4      I3       In      -         2.139       -         
b2v_inst.un1_pix_count_anterior_0_I_1_c_RNO     SB_LUT4      O        Out     0.316     2.455       -         
un1_pix_count_anterior_0_I_1_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_pix_count_anterior_0_I_1_c         SB_CARRY     I0       In      -         3.360       -         
b2v_inst.un1_pix_count_anterior_0_I_1_c         SB_CARRY     CO       Out     0.258     3.617       -         
un1_pix_count_anterior_0_data_tmp[0]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_27_c        SB_CARRY     CI       In      -         3.631       -         
b2v_inst.un1_pix_count_anterior_0_I_27_c        SB_CARRY     CO       Out     0.126     3.757       -         
un1_pix_count_anterior_0_data_tmp[1]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_15_c        SB_CARRY     CI       In      -         3.771       -         
b2v_inst.un1_pix_count_anterior_0_I_15_c        SB_CARRY     CO       Out     0.126     3.898       -         
un1_pix_count_anterior_0_data_tmp[2]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_21_c        SB_CARRY     CI       In      -         3.912       -         
b2v_inst.un1_pix_count_anterior_0_I_21_c        SB_CARRY     CO       Out     0.126     4.038       -         
un1_pix_count_anterior_0_data_tmp[3]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_51_c        SB_CARRY     CI       In      -         4.052       -         
b2v_inst.un1_pix_count_anterior_0_I_51_c        SB_CARRY     CO       Out     0.126     4.178       -         
un1_pix_count_anterior_0_data_tmp[4]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_9_c         SB_CARRY     CI       In      -         4.192       -         
b2v_inst.un1_pix_count_anterior_0_I_9_c         SB_CARRY     CO       Out     0.126     4.318       -         
un1_pix_count_anterior_0_data_tmp[5]            Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_39_c        SB_CARRY     CI       In      -         4.332       -         
b2v_inst.un1_pix_count_anterior_0_I_39_c        SB_CARRY     CO       Out     0.126     4.458       -         
un1_pix_count_anterior_0_N_2                    Net          -        -       0.386     -           6         
b2v_inst.ignorar_ancho_1_RNO_2                  SB_LUT4      I0       In      -         4.844       -         
b2v_inst.ignorar_ancho_1_RNO_2                  SB_LUT4      O        Out     0.449     5.293       -         
m86_e_2                                         Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_1                  SB_LUT4      I2       In      -         6.664       -         
b2v_inst.ignorar_ancho_1_RNO_1                  SB_LUT4      O        Out     0.379     7.043       -         
ignorar_ancho_1_RNO_1                           Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_0                  SB_LUT4      I2       In      -         8.414       -         
b2v_inst.ignorar_ancho_1_RNO_0                  SB_LUT4      O        Out     0.379     8.793       -         
m86_e_4                                         Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO                    SB_LUT4      I1       In      -         10.164      -         
b2v_inst.ignorar_ancho_1_RNO                    SB_LUT4      O        Out     0.400     10.563      -         
N_116_i                                         Net          -        -       1.507     -           1         
b2v_inst.ignorar_ancho_1                        SB_DFFER     E        In      -         12.070      -         
==============================================================================================================
Total path delay (propagation time + setup) of 12.070 is 3.476(28.8%) logic and 8.594(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.373
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.373

    - Propagation time:                      12.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.690

    Number of logic level(s):                11
    Starting point:                          b2v_inst4.pix_count_int[2] / Q
    Ending point:                            b2v_inst.ignorar_ancho_1 / E
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
b2v_inst4.pix_count_int[2]                       SB_DFFR      Q        Out     0.540     0.540       -         
SYNTHESIZED_WIRE_2[2]                            Net          -        -       1.599     -           5         
b2v_inst.un1_pix_count_anterior_0_I_27_c_RNO     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.un1_pix_count_anterior_0_I_27_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
un1_pix_count_anterior_0_I_27_c_RNO              Net          -        -       0.905     -           1         
b2v_inst.un1_pix_count_anterior_0_I_27_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.un1_pix_count_anterior_0_I_27_c         SB_CARRY     CO       Out     0.258     3.750       -         
un1_pix_count_anterior_0_data_tmp[1]             Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_15_c         SB_CARRY     CI       In      -         3.764       -         
b2v_inst.un1_pix_count_anterior_0_I_15_c         SB_CARRY     CO       Out     0.126     3.890       -         
un1_pix_count_anterior_0_data_tmp[2]             Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_21_c         SB_CARRY     CI       In      -         3.905       -         
b2v_inst.un1_pix_count_anterior_0_I_21_c         SB_CARRY     CO       Out     0.126     4.031       -         
un1_pix_count_anterior_0_data_tmp[3]             Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_51_c         SB_CARRY     CI       In      -         4.045       -         
b2v_inst.un1_pix_count_anterior_0_I_51_c         SB_CARRY     CO       Out     0.126     4.171       -         
un1_pix_count_anterior_0_data_tmp[4]             Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_9_c          SB_CARRY     CI       In      -         4.185       -         
b2v_inst.un1_pix_count_anterior_0_I_9_c          SB_CARRY     CO       Out     0.126     4.311       -         
un1_pix_count_anterior_0_data_tmp[5]             Net          -        -       0.014     -           1         
b2v_inst.un1_pix_count_anterior_0_I_39_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.un1_pix_count_anterior_0_I_39_c         SB_CARRY     CO       Out     0.126     4.451       -         
un1_pix_count_anterior_0_N_2                     Net          -        -       0.386     -           6         
b2v_inst.ignorar_ancho_1_RNO_2                   SB_LUT4      I0       In      -         4.837       -         
b2v_inst.ignorar_ancho_1_RNO_2                   SB_LUT4      O        Out     0.449     5.286       -         
m86_e_2                                          Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_1                   SB_LUT4      I2       In      -         6.657       -         
b2v_inst.ignorar_ancho_1_RNO_1                   SB_LUT4      O        Out     0.379     7.036       -         
ignorar_ancho_1_RNO_1                            Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO_0                   SB_LUT4      I2       In      -         8.407       -         
b2v_inst.ignorar_ancho_1_RNO_0                   SB_LUT4      O        Out     0.379     8.786       -         
m86_e_4                                          Net          -        -       1.371     -           1         
b2v_inst.ignorar_ancho_1_RNO                     SB_LUT4      I1       In      -         10.156      -         
b2v_inst.ignorar_ancho_1_RNO                     SB_LUT4      O        Out     0.400     10.556      -         
N_116_i                                          Net          -        -       1.507     -           1         
b2v_inst.ignorar_ancho_1                         SB_DFFER     E        In      -         12.063      -         
===============================================================================================================
Total path delay (propagation time + setup) of 12.063 is 3.483(28.9%) logic and 8.580(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        104 uses
SB_DFF          46 uses
SB_DFFE         9 uses
SB_DFFER        85 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         38 uses
SB_DFFS         7 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         509 uses

I/O Register bits:                  0
Register bits not including I/Os:   214 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 216

@S |Mapping Summary:
Total  LUTs: 509 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 509 = 509 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 163MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 16:08:37 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	509
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	104
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	9
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	66
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	576
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	104

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	201
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	313
        CARRY Only       	:	42
        LUT with CARRY   	:	49
    LogicCells                  :	618/3520
    PLBs                        :	92/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.3 (sec)

Final Design Statistics
    Number of LUTs      	:	576
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	104
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	618/3520
    PLBs                        :	106/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 102.05 MHz | Target: 96.43 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2039
used logic cells: 618
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2039
used logic cells: 618
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 671 
I1212: Iteration  1 :   103 unrouted : 2 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 16:16:33 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 16:16:33 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 16:16:33 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 16:16:33 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 16:16:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:16:34 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:16:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 16:16:35 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 16:16:35 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     139.5 MHz     7.168         inferred     Autoconstr_clkgroup_0     230  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 230 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 16:16:35 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 16:16:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 502 /       202
   2		0h:00m:01s		    -3.03ns		 495 /       202
   3		0h:00m:01s		    -2.28ns		 495 /       202
   4		0h:00m:01s		    -2.28ns		 495 /       202
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta_pixel[0] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 526 /       203
   6		0h:00m:01s		    -1.63ns		 527 /       203

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 26 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Replicating instance b2v_inst1.r_RX_Data (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[2] (in view: work.anda_plis(bdf_type)) with 18 loads 1 time to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   7		0h:00m:01s		    -0.66ns		 558 /       214
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data_fast which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_x0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_2_x1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_i_m2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_1_1_x1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_4[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_5[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_28 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_60_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_264_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_2_x[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g0_7_a4_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_7_o4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_66_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data_fast which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_x0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_2_x1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_i_m2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_1_1_x1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_4[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_5[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_28 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_60_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_264_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_0_iv_0_a2_2_x[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g0_7_a4_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_3_iv_0_a2_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0_7_o4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_66_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_290_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 166MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 166MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   216        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 166MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 166MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 166MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 166MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.96ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 16:16:38 2024
#


Top view:               anda_plis
Requested Frequency:    91.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.935

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.2 MHz      77.5 MHz      10.964        12.899        -1.935     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.964      -1.935  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.cuenta[0]          anda_plis|clk     SB_DFFER     Q       N_347_li           0.540       -1.935
b2v_inst.cuenta[1]          anda_plis|clk     SB_DFFER     Q       cuenta[1]          0.540       -1.900
b2v_inst.cuenta[2]          anda_plis|clk     SB_DFFER     Q       cuenta[2]          0.540       -1.886
b2v_inst.cuenta[3]          anda_plis|clk     SB_DFFER     Q       cuenta[3]          0.540       -1.865
b2v_inst.cuenta[4]          anda_plis|clk     SB_DFFER     Q       cuenta[4]          0.540       -1.802
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.625
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.575
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.484
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.435
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.344
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                           Required           
Instance                        Reference         Type         Pin     Net                         Time         Slack 
                                Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------
b2v_inst.cuenta[1]              anda_plis|clk     SB_DFFER     D       N_158_i                     10.859       -1.935
b2v_inst.cuenta[2]              anda_plis|clk     SB_DFFER     D       N_160_i                     10.859       -1.935
b2v_inst.cuenta[3]              anda_plis|clk     SB_DFFER     D       N_162_i                     10.859       -1.935
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[0]     10.859       -1.625
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[2]     10.859       -1.625
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[4]     10.859       -1.625
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[6]     10.859       -1.625
b2v_inst.dir_mem_3[6]           anda_plis|clk     SB_DFF       D       dir_mem_3_5                 10.859       -0.931
b2v_inst.dir_mem_3[5]           anda_plis|clk     SB_DFF       D       dir_mem_3_4                 10.859       -0.790
b2v_inst.dir_mem[4]             anda_plis|clk     SB_DFF       D       un2_N_5_mux_0               10.859       -0.727
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.964
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.859

    - Propagation time:                      12.794
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.935

    Number of logic level(s):                6
    Starting point:                          b2v_inst.cuenta[0] / Q
    Ending point:                            b2v_inst.cuenta[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.cuenta[0]                  SB_DFFER     Q        Out     0.540     0.540       -         
N_347_li                            Net          -        -       1.599     -           11        
b2v_inst.cuenta_RNIT86K[4]          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.cuenta_RNIT86K[4]          SB_LUT4      O        Out     0.449     2.588       -         
cuenta_RNIT86K[4]                   Net          -        -       1.371     -           1         
b2v_inst.cuenta_RNISD9U[4]          SB_LUT4      I2       In      -         3.959       -         
b2v_inst.cuenta_RNISD9U[4]          SB_LUT4      O        Out     0.379     4.338       -         
cuenta_RNISD9U[4]                   Net          -        -       1.371     -           3         
b2v_inst.cuenta_RNISIK12[6]         SB_LUT4      I0       In      -         5.708       -         
b2v_inst.cuenta_RNISIK12[6]         SB_LUT4      O        Out     0.449     6.157       -         
state_ns_i_a3_0_o2_1_0[9]           Net          -        -       1.371     -           5         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      I3       In      -         7.528       -         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      O        Out     0.316     7.844       -         
state_17_rep1_RNI5PG35              Net          -        -       1.371     -           1         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      I3       In      -         9.215       -         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      O        Out     0.316     9.531       -         
N_437                               Net          -        -       1.371     -           3         
b2v_inst.cuenta_RNO[1]              SB_LUT4      I0       In      -         10.902      -         
b2v_inst.cuenta_RNO[1]              SB_LUT4      O        Out     0.386     11.287      -         
N_158_i                             Net          -        -       1.507     -           1         
b2v_inst.cuenta[1]                  SB_DFFER     D        In      -         12.794      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.899 is 2.938(22.8%) logic and 9.961(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.964
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.859

    - Propagation time:                      12.794
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.935

    Number of logic level(s):                6
    Starting point:                          b2v_inst.cuenta[0] / Q
    Ending point:                            b2v_inst.cuenta[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.cuenta[0]                  SB_DFFER     Q        Out     0.540     0.540       -         
N_347_li                            Net          -        -       1.599     -           11        
b2v_inst.cuenta_RNIT86K[4]          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.cuenta_RNIT86K[4]          SB_LUT4      O        Out     0.449     2.588       -         
cuenta_RNIT86K[4]                   Net          -        -       1.371     -           1         
b2v_inst.cuenta_RNISD9U[4]          SB_LUT4      I2       In      -         3.959       -         
b2v_inst.cuenta_RNISD9U[4]          SB_LUT4      O        Out     0.379     4.338       -         
cuenta_RNISD9U[4]                   Net          -        -       1.371     -           3         
b2v_inst.cuenta_RNISIK12[6]         SB_LUT4      I0       In      -         5.708       -         
b2v_inst.cuenta_RNISIK12[6]         SB_LUT4      O        Out     0.449     6.157       -         
state_ns_i_a3_0_o2_1_0[9]           Net          -        -       1.371     -           5         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      I3       In      -         7.528       -         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      O        Out     0.316     7.844       -         
state_17_rep1_RNI5PG35              Net          -        -       1.371     -           1         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      I3       In      -         9.215       -         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      O        Out     0.316     9.531       -         
N_437                               Net          -        -       1.371     -           3         
b2v_inst.cuenta_RNO[3]              SB_LUT4      I0       In      -         10.902      -         
b2v_inst.cuenta_RNO[3]              SB_LUT4      O        Out     0.386     11.287      -         
N_162_i                             Net          -        -       1.507     -           1         
b2v_inst.cuenta[3]                  SB_DFFER     D        In      -         12.794      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.899 is 2.938(22.8%) logic and 9.961(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.964
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.859

    - Propagation time:                      12.794
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.935

    Number of logic level(s):                6
    Starting point:                          b2v_inst.cuenta[0] / Q
    Ending point:                            b2v_inst.cuenta[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.cuenta[0]                  SB_DFFER     Q        Out     0.540     0.540       -         
N_347_li                            Net          -        -       1.599     -           11        
b2v_inst.cuenta_RNIT86K[4]          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.cuenta_RNIT86K[4]          SB_LUT4      O        Out     0.449     2.588       -         
cuenta_RNIT86K[4]                   Net          -        -       1.371     -           1         
b2v_inst.cuenta_RNISD9U[4]          SB_LUT4      I2       In      -         3.959       -         
b2v_inst.cuenta_RNISD9U[4]          SB_LUT4      O        Out     0.379     4.338       -         
cuenta_RNISD9U[4]                   Net          -        -       1.371     -           3         
b2v_inst.cuenta_RNISIK12[6]         SB_LUT4      I0       In      -         5.708       -         
b2v_inst.cuenta_RNISIK12[6]         SB_LUT4      O        Out     0.449     6.157       -         
state_ns_i_a3_0_o2_1_0[9]           Net          -        -       1.371     -           5         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      I3       In      -         7.528       -         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      O        Out     0.316     7.844       -         
state_17_rep1_RNI5PG35              Net          -        -       1.371     -           1         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      I3       In      -         9.215       -         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      O        Out     0.316     9.531       -         
N_437                               Net          -        -       1.371     -           3         
b2v_inst.cuenta_RNO[2]              SB_LUT4      I0       In      -         10.902      -         
b2v_inst.cuenta_RNO[2]              SB_LUT4      O        Out     0.386     11.287      -         
N_160_i                             Net          -        -       1.507     -           1         
b2v_inst.cuenta[2]                  SB_DFFER     D        In      -         12.794      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.899 is 2.938(22.8%) logic and 9.961(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.964
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.859

    - Propagation time:                      12.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.900

    Number of logic level(s):                6
    Starting point:                          b2v_inst.cuenta[1] / Q
    Ending point:                            b2v_inst.cuenta[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.cuenta[1]                  SB_DFFER     Q        Out     0.540     0.540       -         
cuenta[1]                           Net          -        -       1.599     -           9         
b2v_inst.cuenta_RNIU96K[4]          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.cuenta_RNIU96K[4]          SB_LUT4      O        Out     0.449     2.588       -         
cuenta_RNIU96K[4]                   Net          -        -       1.371     -           1         
b2v_inst.cuenta_RNIRP7P[0]          SB_LUT4      I2       In      -         3.959       -         
b2v_inst.cuenta_RNIRP7P[0]          SB_LUT4      O        Out     0.379     4.338       -         
un4_cuenta_c5                       Net          -        -       1.371     -           9         
b2v_inst.cuenta_RNIHVPE1[7]         SB_LUT4      I3       In      -         5.708       -         
b2v_inst.cuenta_RNIHVPE1[7]         SB_LUT4      O        Out     0.316     6.024       -         
cuenta_RNIHVPE1[7]                  Net          -        -       1.371     -           6         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      I1       In      -         7.395       -         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      O        Out     0.379     7.774       -         
state_17_rep1_RNI5PG35              Net          -        -       1.371     -           1         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      I3       In      -         9.145       -         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      O        Out     0.287     9.432       -         
N_437                               Net          -        -       1.371     -           3         
b2v_inst.cuenta_RNO[1]              SB_LUT4      I0       In      -         10.803      -         
b2v_inst.cuenta_RNO[1]              SB_LUT4      O        Out     0.449     11.252      -         
N_158_i                             Net          -        -       1.507     -           1         
b2v_inst.cuenta[1]                  SB_DFFER     D        In      -         12.759      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.864 is 2.903(22.6%) logic and 9.961(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.964
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.859

    - Propagation time:                      12.759
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.900

    Number of logic level(s):                6
    Starting point:                          b2v_inst.cuenta[1] / Q
    Ending point:                            b2v_inst.cuenta[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.cuenta[1]                  SB_DFFER     Q        Out     0.540     0.540       -         
cuenta[1]                           Net          -        -       1.599     -           9         
b2v_inst.cuenta_RNIU96K[4]          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.cuenta_RNIU96K[4]          SB_LUT4      O        Out     0.449     2.588       -         
cuenta_RNIU96K[4]                   Net          -        -       1.371     -           1         
b2v_inst.cuenta_RNIRP7P[0]          SB_LUT4      I2       In      -         3.959       -         
b2v_inst.cuenta_RNIRP7P[0]          SB_LUT4      O        Out     0.379     4.338       -         
un4_cuenta_c5                       Net          -        -       1.371     -           9         
b2v_inst.cuenta_RNIHVPE1[7]         SB_LUT4      I3       In      -         5.708       -         
b2v_inst.cuenta_RNIHVPE1[7]         SB_LUT4      O        Out     0.316     6.024       -         
cuenta_RNIHVPE1[7]                  Net          -        -       1.371     -           6         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      I1       In      -         7.395       -         
b2v_inst.state_17_rep1_RNI5PG35     SB_LUT4      O        Out     0.379     7.774       -         
state_17_rep1_RNI5PG35              Net          -        -       1.371     -           1         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      I3       In      -         9.145       -         
b2v_inst.state_17_rep1_RNIJMR88     SB_LUT4      O        Out     0.287     9.432       -         
N_437                               Net          -        -       1.371     -           3         
b2v_inst.cuenta_RNO[3]              SB_LUT4      I0       In      -         10.803      -         
b2v_inst.cuenta_RNO[3]              SB_LUT4      O        Out     0.449     11.252      -         
N_162_i                             Net          -        -       1.507     -           1         
b2v_inst.cuenta[3]                  SB_DFFER     D        In      -         12.759      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.864 is 2.903(22.6%) logic and 9.961(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 166MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 166MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        93 uses
SB_DFF          45 uses
SB_DFFE         11 uses
SB_DFFER        81 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         42 uses
SB_DFFS         6 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         549 uses

I/O Register bits:                  0
Register bits not including I/Os:   214 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 216

@S |Mapping Summary:
Total  LUTs: 549 (15%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 549 = 549 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 166MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Thu Oct 03 16:16:38 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	549
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	38
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	55
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	605
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	202
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	351
        CARRY Only       	:	41
        LUT with CARRY   	:	40
    LogicCells                  :	646/3520
    PLBs                        :	95/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.4 (sec)

Final Design Statistics
    Number of LUTs      	:	605
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	646/3520
    PLBs                        :	111/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 83.66 MHz | Target: 91.24 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2416
used logic cells: 646
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2416
used logic cells: 646
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 689 
I1212: Iteration  1 :    92 unrouted : 1 seconds
I1212: Iteration  2 :    14 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
16:21:10
