Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/pll_top.nl.v'…
Linking design 'pll_top' from netlist…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002791    0.169274    1.172718    1.172718 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.169274    0.000000    1.172718 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172333    0.428744    1.601462 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.172333    0.000000    1.601462 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.601462   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132524    0.382524   library hold time
                                              0.382524   data required time
---------------------------------------------------------------------------------------------
                                              0.382524   data required time
                                             -1.601462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.218938   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002791    0.169274    1.172718    1.172718 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.169274    0.000000    1.172718 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172333    0.428744    1.601462 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.172333    0.000000    1.601462 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.601462   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132524    0.382524   library hold time
                                              0.382524   data required time
---------------------------------------------------------------------------------------------
                                              0.382524   data required time
                                             -1.601462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.218938   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007714    0.246462    1.240885    1.240885 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.246462    0.000000    1.240885 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172537    0.452400    1.693284 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.172537    0.000000    1.693284 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.693284   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132486    0.382486   library hold time
                                              0.382486   data required time
---------------------------------------------------------------------------------------------
                                              0.382486   data required time
                                             -1.693284   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310799   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014988    0.354295    1.325726    1.325726 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.354295    0.000000    1.325726 v _1207_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.351909    0.309573    1.635299 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.351909    0.000000    1.635299 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.635299   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.051178    0.301178   library hold time
                                              0.301178   data required time
---------------------------------------------------------------------------------------------
                                              0.301178   data required time
                                             -1.635299   data arrival time
---------------------------------------------------------------------------------------------
                                              1.334121   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009210    0.269372    1.260205    1.260205 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.269372    0.000000    1.260205 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009134    0.343612    0.275811    1.536016 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.343612    0.000000    1.536016 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.210325    0.183336    1.719353 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.210325    0.000000    1.719353 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.719353   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.125444    0.375444   library hold time
                                              0.375444   data required time
---------------------------------------------------------------------------------------------
                                              0.375444   data required time
                                             -1.719353   data arrival time
---------------------------------------------------------------------------------------------
                                              1.343909   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012319    0.315067    1.295460    1.295460 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.315067    0.000000    1.295460 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004870    0.279906    0.256314    1.551774 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.279906    0.000000    1.551774 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.190885    0.178494    1.730268 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.190885    0.000000    1.730268 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.730268   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.129066    0.379066   library hold time
                                              0.379066   data required time
---------------------------------------------------------------------------------------------
                                              0.379066   data required time
                                             -1.730268   data arrival time
---------------------------------------------------------------------------------------------
                                              1.351202   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009180    0.376170    1.445623    1.445623 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.376170    0.000000    1.445623 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006688    0.309712    0.255122    1.700745 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.309712    0.000000    1.700745 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.700745   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.099474    0.349474   library hold time
                                              0.349474   data required time
---------------------------------------------------------------------------------------------
                                              0.349474   data required time
                                             -1.700745   data arrival time
---------------------------------------------------------------------------------------------
                                              1.351271   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009233    0.269710    1.260466    1.260466 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.269710    0.000000    1.260466 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.253798    0.232565    1.493032 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.253798    0.000000    1.493032 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.286387    0.243608    1.736639 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.286387    0.000000    1.736639 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.736639   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.106220    0.356220   library hold time
                                              0.356220   data required time
---------------------------------------------------------------------------------------------
                                              0.356220   data required time
                                             -1.736639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.380419   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004310    0.193090    1.193751    1.193751 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.193090    0.000000    1.193751 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013952    0.472276    0.328342    1.522093 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.472276    0.000000    1.522093 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.254826    0.227031    1.749124 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.254826    0.000000    1.749124 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.749124   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.115348    0.365348   library hold time
                                              0.365348   data required time
---------------------------------------------------------------------------------------------
                                              0.365348   data required time
                                             -1.749124   data arrival time
---------------------------------------------------------------------------------------------
                                              1.383776   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016617    0.378237    1.344198    1.344198 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.378237    0.000000    1.344198 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004802    0.259325    0.232518    1.576716 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.259325    0.000000    1.576716 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002378    0.243578    0.218168    1.794884 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.243578    0.000000    1.794884 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.794884   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.118601    0.368601   library hold time
                                              0.368601   data required time
---------------------------------------------------------------------------------------------
                                              0.368601   data required time
                                             -1.794884   data arrival time
---------------------------------------------------------------------------------------------
                                              1.426283   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017197    0.386762    1.350775    1.350775 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.386762    0.000000    1.350775 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004611    0.333887    0.308284    1.659060 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.333887    0.000000    1.659060 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.193832    0.169349    1.828408 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.193832    0.000000    1.828408 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.828408   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.128517    0.378517   library hold time
                                              0.378517   data required time
---------------------------------------------------------------------------------------------
                                              0.378517   data required time
                                             -1.828408   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449891   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017257    0.387644    1.351456    1.351456 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.387644    0.000000    1.351456 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004611    0.334031    0.308559    1.660015 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.334031    0.000000    1.660015 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.193856    0.169354    1.829369 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.193856    0.000000    1.829369 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.829369   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.128513    0.378513   library hold time
                                              0.378513   data required time
---------------------------------------------------------------------------------------------
                                              0.378513   data required time
                                             -1.829369   data arrival time
---------------------------------------------------------------------------------------------
                                              1.450856   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.024018    0.488242    1.423302    1.423302 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.488242    0.000000    1.423302 v _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.359513    0.350089    1.773391 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.359513    0.000000    1.773391 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.773391   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.050800    0.300800   library hold time
                                              0.300800   data required time
---------------------------------------------------------------------------------------------
                                              0.300800   data required time
                                             -1.773391   data arrival time
---------------------------------------------------------------------------------------------
                                              1.472591   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018818    0.410587    1.369157    1.369157 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.410587    0.000000    1.369157 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004611    0.337779    0.315706    1.684863 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.337779    0.000000    1.684863 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.194470    0.169492    1.854355 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.194470    0.000000    1.854355 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.854355   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.128398    0.378398   library hold time
                                              0.378398   data required time
---------------------------------------------------------------------------------------------
                                              0.378398   data required time
                                             -1.854355   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475956   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015410    0.360497    1.330511    1.330511 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.360497    0.000000    1.330511 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.271247    0.257508    1.588019 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.271247    0.000000    1.588019 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.289139    0.244726    1.832745 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.289139    0.000000    1.832745 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.832745   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105424    0.355424   library hold time
                                              0.355424   data required time
---------------------------------------------------------------------------------------------
                                              0.355424   data required time
                                             -1.832745   data arrival time
---------------------------------------------------------------------------------------------
                                              1.477321   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017400    0.389745    1.353077    1.353077 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.389745    0.000000    1.353077 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.387786    0.330693    1.683771 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.387786    0.000000    1.683771 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.202673    0.171326    1.855097 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.202673    0.000000    1.855097 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.855097   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.126870    0.376870   library hold time
                                              0.376870   data required time
---------------------------------------------------------------------------------------------
                                              0.376870   data required time
                                             -1.855097   data arrival time
---------------------------------------------------------------------------------------------
                                              1.478227   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013213    0.328206    1.305598    1.305598 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.328206    0.000000    1.305598 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004591    0.440054    0.372942    1.678540 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.440054    0.000000    1.678540 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.203377    0.177210    1.855750 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.203377    0.000000    1.855750 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.855750   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.126738    0.376738   library hold time
                                              0.376738   data required time
---------------------------------------------------------------------------------------------
                                              0.376738   data required time
                                             -1.855750   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479012   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017450    0.390480    1.353644    1.353644 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.390480    0.000000    1.353644 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.387877    0.330913    1.684557 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.387877    0.000000    1.684557 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.202688    0.171329    1.855886 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.202688    0.000000    1.855886 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.855886   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.126867    0.376867   library hold time
                                              0.376867   data required time
---------------------------------------------------------------------------------------------
                                              0.376867   data required time
                                             -1.855886   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479019   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019089    0.414570    1.372230    1.372230 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.414570    0.000000    1.372230 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004611    0.338429    0.316947    1.689177 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.338429    0.000000    1.689177 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.194577    0.169516    1.858692 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.194577    0.000000    1.858692 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.858692   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.128378    0.378378   library hold time
                                              0.378378   data required time
---------------------------------------------------------------------------------------------
                                              0.378378   data required time
                                             -1.858692   data arrival time
---------------------------------------------------------------------------------------------
                                              1.480314   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.015865    0.367184    1.335671    1.335671 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.367184    0.000000    1.335671 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.272533    0.259345    1.595016 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.272533    0.000000    1.595016 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.289342    0.244809    1.839825 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.289342    0.000000    1.839825 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.839825   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105366    0.355365   library hold time
                                              0.355365   data required time
---------------------------------------------------------------------------------------------
                                              0.355365   data required time
                                             -1.839825   data arrival time
---------------------------------------------------------------------------------------------
                                              1.484459   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004310    0.193090    1.193751    1.193751 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.193090    0.000000    1.193751 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.018660    0.603964    0.401616    1.595367 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.603964    0.000000    1.595367 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.230927    0.261128    1.856495 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.230927    0.000000    1.856495 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.856495   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.121604    0.371604   library hold time
                                              0.371604   data required time
---------------------------------------------------------------------------------------------
                                              0.371604   data required time
                                             -1.856495   data arrival time
---------------------------------------------------------------------------------------------
                                              1.484890   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004310    0.193090    1.193751    1.193751 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.193090    0.000000    1.193751 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013783    0.467549    0.325712    1.519463 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.467549    0.000000    1.519463 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007240    0.287787    0.330754    1.850217 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.287787    0.000000    1.850217 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.850217   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105815    0.355815   library hold time
                                              0.355815   data required time
---------------------------------------------------------------------------------------------
                                              0.355815   data required time
                                             -1.850217   data arrival time
---------------------------------------------------------------------------------------------
                                              1.494402   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022318    0.462733    1.406080    1.406080 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.462733    0.000000    1.406080 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004923    0.308575    0.298897    1.704977 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.308575    0.000000    1.704977 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.198852    0.169033    1.874010 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.198852    0.000000    1.874010 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.874010   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.127582    0.377582   library hold time
                                              0.377582   data required time
---------------------------------------------------------------------------------------------
                                              0.377582   data required time
                                             -1.874010   data arrival time
---------------------------------------------------------------------------------------------
                                              1.496428   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013094    0.326457    1.304249    1.304249 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.326457    0.000000    1.304249 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004310    0.503005    0.383900    1.688148 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.503005    0.000000    1.688148 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.217316    0.189640    1.877789 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.217316    0.000000    1.877789 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.877789   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.124141    0.374141   library hold time
                                              0.374141   data required time
---------------------------------------------------------------------------------------------
                                              0.374141   data required time
                                             -1.877789   data arrival time
---------------------------------------------------------------------------------------------
                                              1.503648   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010648    0.290507    1.276512    1.276512 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.290507    0.000000    1.276512 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.501603    0.361202    1.637714 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.501603    0.000000    1.637714 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.262183    0.231366    1.869080 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.262183    0.000000    1.869080 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.869080   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.113220    0.363220   library hold time
                                              0.363220   data required time
---------------------------------------------------------------------------------------------
                                              0.363220   data required time
                                             -1.869080   data arrival time
---------------------------------------------------------------------------------------------
                                              1.505860   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017230    0.387247    1.351149    1.351149 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.387247    0.000000    1.351149 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.276389    0.264857    1.616007 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.276389    0.000000    1.616007 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.289950    0.245056    1.861062 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.289950    0.000000    1.861062 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.861062   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105190    0.355190   library hold time
                                              0.355190   data required time
---------------------------------------------------------------------------------------------
                                              0.355190   data required time
                                             -1.861062   data arrival time
---------------------------------------------------------------------------------------------
                                              1.505873   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017230    0.387247    1.351149    1.351149 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.387247    0.000000    1.351149 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.276389    0.264857    1.616007 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.276389    0.000000    1.616007 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.289950    0.245056    1.861062 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.289950    0.000000    1.861062 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.861062   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105190    0.355190   library hold time
                                              0.355190   data required time
---------------------------------------------------------------------------------------------
                                              0.355190   data required time
                                             -1.861062   data arrival time
---------------------------------------------------------------------------------------------
                                              1.505873   slack (MET)


Startpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019344    0.418317    1.375121    1.375121 v _2372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[1] (net)
                      0.418317    0.000000    1.375121 v _2017_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004591    0.390575    0.338736    1.713857 ^ _2017_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0359_ (net)
                      0.390575    0.000000    1.713857 ^ _2019_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.192409    0.172548    1.886405 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.192409    0.000000    1.886405 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.886405   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.128782    0.378782   library hold time
                                              0.378782   data required time
---------------------------------------------------------------------------------------------
                                              0.378782   data required time
                                             -1.886405   data arrival time
---------------------------------------------------------------------------------------------
                                              1.507623   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.010387    0.286671    1.273552    1.273552 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.286671    0.000000    1.273552 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004029    0.438933    0.322280    1.595832 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.438933    0.000000    1.595832 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.287345    0.270720    1.866552 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.287345    0.000000    1.866552 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.866552   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105943    0.355943   library hold time
                                              0.355943   data required time
---------------------------------------------------------------------------------------------
                                              0.355943   data required time
                                             -1.866552   data arrival time
---------------------------------------------------------------------------------------------
                                              1.510609   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017602    0.392714    1.355368    1.355368 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.392714    0.000000    1.355368 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.277440    0.266359    1.621727 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.277440    0.000000    1.621727 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.290116    0.245123    1.866850 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.290116    0.000000    1.866850 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.866850   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105142    0.355142   library hold time
                                              0.355142   data required time
---------------------------------------------------------------------------------------------
                                              0.355142   data required time
                                             -1.866850   data arrival time
---------------------------------------------------------------------------------------------
                                              1.511708   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020668    0.437973    1.389364    1.389364 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.437973    0.000000    1.389364 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.393754    0.345080    1.734444 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.393754    0.000000    1.734444 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.203652    0.171545    1.905989 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.203652    0.000000    1.905989 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.905989   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.126687    0.376687   library hold time
                                              0.376687   data required time
---------------------------------------------------------------------------------------------
                                              0.376687   data required time
                                             -1.905989   data arrival time
---------------------------------------------------------------------------------------------
                                              1.529302   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012586    0.318991    1.298488    1.298488 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.318991    0.000000    1.298488 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    0.279419    0.256628    1.555116 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.279419    0.000000    1.555116 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.352857    0.315689    1.870805 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.352857    0.000000    1.870805 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.870805   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.086996    0.336996   library hold time
                                              0.336996   data required time
---------------------------------------------------------------------------------------------
                                              0.336996   data required time
                                             -1.870805   data arrival time
---------------------------------------------------------------------------------------------
                                              1.533809   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.009994    0.280895    1.269096    1.269096 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.280895    0.000000    1.269096 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004029    0.441316    0.351915    1.621011 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.441316    0.000000    1.621011 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.287893    0.271155    1.892165 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.287893    0.000000    1.892165 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.892165   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105785    0.355785   library hold time
                                              0.355785   data required time
---------------------------------------------------------------------------------------------
                                              0.355785   data required time
                                             -1.892165   data arrival time
---------------------------------------------------------------------------------------------
                                              1.536381   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012319    0.315067    1.295460    1.295460 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.315067    0.000000    1.295460 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004029    0.441822    0.330828    1.626289 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.441822    0.000000    1.626289 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.288010    0.271247    1.897536 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.288010    0.000000    1.897536 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.897536   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105751    0.355751   library hold time
                                              0.355751   data required time
---------------------------------------------------------------------------------------------
                                              0.355751   data required time
                                             -1.897536   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541785   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021999    0.457946    1.402848    1.402848 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[11] (net)
                      0.457946    0.000000    1.402848 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.396225    0.351038    1.753886 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.396225    0.000000    1.753886 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.204058    0.171636    1.925521 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.204058    0.000000    1.925521 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.925521   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.126612    0.376612   library hold time
                                              0.376612   data required time
---------------------------------------------------------------------------------------------
                                              0.376612   data required time
                                             -1.925521   data arrival time
---------------------------------------------------------------------------------------------
                                              1.548910   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020498    0.435423    1.387642    1.387642 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.435423    0.000000    1.387642 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.285649    0.278093    1.665735 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.285649    0.000000    1.665735 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.291411    0.245649    1.911383 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.291411    0.000000    1.911383 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.911383   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.104767    0.354767   library hold time
                                              0.354767   data required time
---------------------------------------------------------------------------------------------
                                              0.354767   data required time
                                             -1.911383   data arrival time
---------------------------------------------------------------------------------------------
                                              1.556616   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009398    0.272135    1.262337    1.262337 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.272135    0.000000    1.262337 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.017532    0.574426    0.407583    1.669920 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.574426    0.000000    1.669920 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.229384    0.259271    1.929191 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.229384    0.000000    1.929191 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.929191   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.121892    0.371892   library hold time
                                              0.371892   data required time
---------------------------------------------------------------------------------------------
                                              0.371892   data required time
                                             -1.929191   data arrival time
---------------------------------------------------------------------------------------------
                                              1.557299   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009180    0.376170    1.445623    1.445623 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.376170    0.000000    1.445623 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006688    0.309712    0.255122    1.700745 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.309712    0.000000    1.700745 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.186881    0.174299    1.875044 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.186881    0.000000    1.875044 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.875044   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.062994    0.312994   library hold time
                                              0.312994   data required time
---------------------------------------------------------------------------------------------
                                              0.312994   data required time
                                             -1.875044   data arrival time
---------------------------------------------------------------------------------------------
                                              1.562050   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018881    0.411512    1.369871    1.369871 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.411512    0.000000    1.369871 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009393    0.376702    0.321805    1.691676 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.376702    0.000000    1.691676 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002378    0.267688    0.234090    1.925767 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.267688    0.000000    1.925767 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.925767   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.111628    0.361628   library hold time
                                              0.361628   data required time
---------------------------------------------------------------------------------------------
                                              0.361628   data required time
                                             -1.925767   data arrival time
---------------------------------------------------------------------------------------------
                                              1.564139   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022318    0.462733    1.406080    1.406080 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.462733    0.000000    1.406080 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.290898    0.285596    1.691676 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.290898    0.000000    1.691676 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.292239    0.245985    1.937661 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.292239    0.000000    1.937661 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.937661   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.104528    0.354528   library hold time
                                              0.354528   data required time
---------------------------------------------------------------------------------------------
                                              0.354528   data required time
                                             -1.937661   data arrival time
---------------------------------------------------------------------------------------------
                                              1.583133   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.022623    0.467309    1.409169    1.409169 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.467309    0.000000    1.409169 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    0.291777    0.286853    1.696023 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.291777    0.000000    1.696023 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.292378    0.246042    1.942064 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.292378    0.000000    1.942064 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.942064   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.104488    0.354488   library hold time
                                              0.354488   data required time
---------------------------------------------------------------------------------------------
                                              0.354488   data required time
                                             -1.942064   data arrival time
---------------------------------------------------------------------------------------------
                                              1.587577   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017230    0.387247    1.351149    1.351149 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.387247    0.000000    1.351149 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.287549    0.272646    1.623795 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.287549    0.000000    1.623795 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.356786    0.312657    1.936453 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.356786    0.000000    1.936453 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.936453   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.085860    0.335860   library hold time
                                              0.335860   data required time
---------------------------------------------------------------------------------------------
                                              0.335860   data required time
                                             -1.936453   data arrival time
---------------------------------------------------------------------------------------------
                                              1.600593   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017230    0.387247    1.351149    1.351149 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.387247    0.000000    1.351149 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.287549    0.272646    1.623795 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.287549    0.000000    1.623795 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.356786    0.312657    1.936453 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.356786    0.000000    1.936453 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.936453   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.085860    0.335860   library hold time
                                              0.335860   data required time
---------------------------------------------------------------------------------------------
                                              0.335860   data required time
                                             -1.936453   data arrival time
---------------------------------------------------------------------------------------------
                                              1.600593   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017186    0.386600    1.350651    1.350651 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.386600    0.000000    1.350651 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    0.291952    0.275621    1.626271 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.291952    0.000000    1.626271 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.353916    0.316218    1.942490 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.353916    0.000000    1.942490 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.942490   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.086690    0.336690   library hold time
                                              0.336690   data required time
---------------------------------------------------------------------------------------------
                                              0.336690   data required time
                                             -1.942490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.605800   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014988    0.354295    1.325726    1.325726 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.354295    0.000000    1.325726 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.015153    0.578081    0.446023    1.771748 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.578081    0.000000    1.771748 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.256455    0.203103    1.974851 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.256455    0.000000    1.974851 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.974851   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.114877    0.364877   library hold time
                                              0.364877   data required time
---------------------------------------------------------------------------------------------
                                              0.364877   data required time
                                             -1.974851   data arrival time
---------------------------------------------------------------------------------------------
                                              1.609975   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017602    0.392714    1.355368    1.355368 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.392714    0.000000    1.355368 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    0.293085    0.277339    1.632706 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.293085    0.000000    1.632706 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.354011    0.316266    1.948973 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.354011    0.000000    1.948973 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.948973   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.086662    0.336662   library hold time
                                              0.336662   data required time
---------------------------------------------------------------------------------------------
                                              0.336662   data required time
                                             -1.948973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.612310   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017602    0.392714    1.355368    1.355368 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.392714    0.000000    1.355368 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    0.293085    0.277339    1.632706 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.293085    0.000000    1.632706 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.354011    0.316266    1.948973 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.354011    0.000000    1.948973 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.948973   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.086662    0.336662   library hold time
                                              0.336662   data required time
---------------------------------------------------------------------------------------------
                                              0.336662   data required time
                                             -1.948973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.612310   slack (MET)


Startpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     7    0.030475    0.585132    1.488716    1.488716 v _2368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.sample_en (net)
                      0.585132    0.000000    1.488716 v _2284_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004870    0.324046    0.330849    1.819565 ^ _2284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0559_ (net)
                      0.324046    0.000000    1.819565 ^ _2285_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.197730    0.180082    1.999646 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.197730    0.000000    1.999646 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.999646   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.127791    0.377791   library hold time
                                              0.377791   data required time
---------------------------------------------------------------------------------------------
                                              0.377791   data required time
                                             -1.999646   data arrival time
---------------------------------------------------------------------------------------------
                                              1.621855   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015228    0.357822    1.328447    1.328447 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.357822    0.000000    1.328447 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.479312    0.448957    1.777405 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.479312    0.000000    1.777405 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.256591    0.228071    2.005476 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.256591    0.000000    2.005476 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.005476   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.114838    0.364837   library hold time
                                              0.364837   data required time
---------------------------------------------------------------------------------------------
                                              0.364837   data required time
                                             -2.005476   data arrival time
---------------------------------------------------------------------------------------------
                                              1.640638   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007714    0.246462    1.240885    1.240885 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.246462    0.000000    1.240885 v _1195_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014116    0.540666    0.394629    1.635514 ^ _1195_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0612_ (net)
                      0.540666    0.000000    1.635514 ^ _1200_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.377590    0.340858    1.976372 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.377590    0.000000    1.976372 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.976372   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079843    0.329843   library hold time
                                              0.329843   data required time
---------------------------------------------------------------------------------------------
                                              0.329843   data required time
                                             -1.976372   data arrival time
---------------------------------------------------------------------------------------------
                                              1.646529   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017373    0.389348    1.352771    1.352771 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.389348    0.000000    1.352771 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004900    0.457537    0.472576    1.825347 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.457537    0.000000    1.825347 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.230017    0.217089    2.042436 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.230017    0.000000    2.042436 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.042436   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.121774    0.371774   library hold time
                                              0.371774   data required time
---------------------------------------------------------------------------------------------
                                              0.371774   data required time
                                             -2.042436   data arrival time
---------------------------------------------------------------------------------------------
                                              1.670662   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.017340    0.388863    1.352397    1.352397 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.388863    0.000000    1.352397 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.431600    0.375501    1.727898 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.431600    0.000000    1.727898 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.328905    0.289005    2.016903 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.328905    0.000000    2.016903 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.016903   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.093924    0.343924   library hold time
                                              0.343924   data required time
---------------------------------------------------------------------------------------------
                                              0.343924   data required time
                                             -2.016903   data arrival time
---------------------------------------------------------------------------------------------
                                              1.672980   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.022214    0.461172    1.405026    1.405026 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.461172    0.000000    1.405026 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.183495    0.678629    2.083655 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.183495    0.000000    2.083655 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.083655   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.130444    0.380444   library hold time
                                              0.380444   data required time
---------------------------------------------------------------------------------------------
                                              0.380444   data required time
                                             -2.083655   data arrival time
---------------------------------------------------------------------------------------------
                                              1.703212   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022425    0.464338    1.407164    1.407164 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.464338    0.000000    1.407164 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.183495    0.679185    2.086349 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.183495    0.000000    2.086349 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.086349   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.130444    0.380444   library hold time
                                              0.380444   data required time
---------------------------------------------------------------------------------------------
                                              0.380444   data required time
                                             -2.086349   data arrival time
---------------------------------------------------------------------------------------------
                                              1.705905   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012156    0.312671    1.293612    1.293612 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.312671    0.000000    1.293612 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.009180    0.625536    0.600438    1.894050 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.625536    0.000000    1.894050 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.242817    0.187367    2.081417 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.242817    0.000000    2.081417 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.081417   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.118821    0.368821   library hold time
                                              0.368821   data required time
---------------------------------------------------------------------------------------------
                                              0.368821   data required time
                                             -2.081417   data arrival time
---------------------------------------------------------------------------------------------
                                              1.712596   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013094    0.326457    1.304249    1.304249 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.326457    0.000000    1.304249 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009061    0.615403    0.477396    1.781645 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.615403    0.000000    1.781645 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.317141    0.297270    2.078915 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.317141    0.000000    2.078915 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.078915   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.097326    0.347326   library hold time
                                              0.347326   data required time
---------------------------------------------------------------------------------------------
                                              0.347326   data required time
                                             -2.078915   data arrival time
---------------------------------------------------------------------------------------------
                                              1.731589   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017177    0.386468    1.350549    1.350549 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.386468    0.000000    1.350549 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010065    0.811561    0.562535    1.913083 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.811561    0.000000    1.913083 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.266809    0.206501    2.119584 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.266809    0.000000    2.119584 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.119584   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.111882    0.361882   library hold time
                                              0.361882   data required time
---------------------------------------------------------------------------------------------
                                              0.361882   data required time
                                             -2.119584   data arrival time
---------------------------------------------------------------------------------------------
                                              1.757702   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010468    0.287861    1.274471    1.274471 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.287861    0.000000    1.274471 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015042    1.081462    0.685385    1.959856 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      1.081462    0.000000    1.959856 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.261600    0.209649    2.169504 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.261600    0.000000    2.169504 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.169504   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.113389    0.363389   library hold time
                                              0.363389   data required time
---------------------------------------------------------------------------------------------
                                              0.363389   data required time
                                             -2.169504   data arrival time
---------------------------------------------------------------------------------------------
                                              1.806115   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018556    0.623342    1.591904    1.591904 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.623342    0.000000    1.591904 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004310    0.299223    0.355942    1.947845 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      0.299223    0.000000    1.947845 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.184624    0.172119    2.119965 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.184624    0.000000    2.119965 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.119965   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.063268    0.313268   library hold time
                                              0.313268   data required time
---------------------------------------------------------------------------------------------
                                              0.313268   data required time
                                             -2.119965   data arrival time
---------------------------------------------------------------------------------------------
                                              1.806696   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013094    0.326457    1.304249    1.304249 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.326457    0.000000    1.304249 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.004329    0.827611    0.615154    1.919403 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.827611    0.000000    1.919403 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.334194    0.256959    2.176362 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.334194    0.000000    2.176362 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.176362   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092394    0.342394   library hold time
                                              0.342394   data required time
---------------------------------------------------------------------------------------------
                                              0.342394   data required time
                                             -2.176362   data arrival time
---------------------------------------------------------------------------------------------
                                              1.833968   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017079    0.385027    1.349437    1.349437 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.385027    0.000000    1.349437 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014305    1.041107    0.689717    2.039155 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      1.041107    0.000000    2.039155 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.212791    0.209842    2.248996 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.212791    0.000000    2.248996 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.248996   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.124984    0.374984   library hold time
                                              0.374984   data required time
---------------------------------------------------------------------------------------------
                                              0.374984   data required time
                                             -2.248996   data arrival time
---------------------------------------------------------------------------------------------
                                              1.874012   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012586    0.465960    1.498762    1.498762 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.465960    0.000000    1.498762 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004310    0.290107    0.240387    1.739149 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.290107    0.000000    1.739149 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.011876    0.421932    0.324758    2.063907 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0755_ (net)
                      0.421932    0.000000    2.063907 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.202602    0.190390    2.254297 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.202602    0.000000    2.254297 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.254297   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.126883    0.376883   library hold time
                                              0.376883   data required time
---------------------------------------------------------------------------------------------
                                              0.376883   data required time
                                             -2.254297   data arrival time
---------------------------------------------------------------------------------------------
                                              1.877414   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017674    0.393772    1.356184    1.356184 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.393772    0.000000    1.356184 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014676    1.061170    0.703275    2.059459 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      1.061170    0.000000    2.059459 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.236860    0.210134    2.269593 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.236860    0.000000    2.269593 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.269593   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.120499    0.370499   library hold time
                                              0.370499   data required time
---------------------------------------------------------------------------------------------
                                              0.370499   data required time
                                             -2.269593   data arrival time
---------------------------------------------------------------------------------------------
                                              1.899094   slack (MET)


Startpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017674    0.393772    1.356184    1.356184 v _2300_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[13] (net)
                      0.393772    0.000000    1.356184 v _1284_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014891    1.072821    0.709742    2.065927 ^ _1284_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0683_ (net)
                      1.072821    0.000000    2.065927 ^ _1287_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.214450    0.209888    2.275815 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.214450    0.000000    2.275815 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.275815   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.124675    0.374675   library hold time
                                              0.374675   data required time
---------------------------------------------------------------------------------------------
                                              0.374675   data required time
                                             -2.275815   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901140   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017177    0.386468    1.350549    1.350549 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.386468    0.000000    1.350549 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014988    1.078109    0.710666    2.061215 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      1.078109    0.000000    2.061215 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.241961    0.209742    2.270956 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.241961    0.000000    2.270956 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.270956   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.119069    0.369069   library hold time
                                              0.369069   data required time
---------------------------------------------------------------------------------------------
                                              0.369069   data required time
                                             -2.270956   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901887   slack (MET)


Startpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010468    0.287861    1.274471    1.274471 v _2291_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[4] (net)
                      0.287861    0.000000    1.274471 v _1223_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.019576    1.325225    0.822665    2.097136 ^ _1223_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0631_ (net)
                      1.325225    0.000000    2.097136 ^ _1226_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.284486    0.202890    2.300026 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.284486    0.000000    2.300026 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.300026   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.106770    0.356770   library hold time
                                              0.356770   data required time
---------------------------------------------------------------------------------------------
                                              0.356770   data required time
                                             -2.300026   data arrival time
---------------------------------------------------------------------------------------------
                                              1.943256   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012156    0.312671    1.293612    1.293612 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.312671    0.000000    1.293612 v _1218_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015153    0.805513    0.803268    2.096880 ^ _1218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0627_ (net)
                      0.805513    0.000000    2.096880 ^ _1221_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.282937    0.206413    2.303293 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.282937    0.000000    2.303293 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.303293   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.107218    0.357218   library hold time
                                              0.357218   data required time
---------------------------------------------------------------------------------------------
                                              0.357218   data required time
                                             -2.303293   data arrival time
---------------------------------------------------------------------------------------------
                                              1.946075   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017679    0.393846    1.356241    1.356241 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.393846    0.000000    1.356241 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.018959    1.293178    0.832128    2.188369 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      1.293178    0.000000    2.188369 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.256155    0.166137    2.354506 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.256155    0.000000    2.354506 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.354506   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.114964    0.364964   library hold time
                                              0.364964   data required time
---------------------------------------------------------------------------------------------
                                              0.364964   data required time
                                             -2.354506   data arrival time
---------------------------------------------------------------------------------------------
                                              1.989543   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012586    0.465960    1.498762    1.498762 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.465960    0.000000    1.498762 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009514    0.410924    0.332762    1.831524 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.410924    0.000000    1.831524 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004591    0.476565    0.377009    2.208533 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.476565    0.000000    2.208533 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.211471    0.180650    2.389183 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.211471    0.000000    2.389183 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.389183   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.125230    0.375230   library hold time
                                              0.375230   data required time
---------------------------------------------------------------------------------------------
                                              0.375230   data required time
                                             -2.389183   data arrival time
---------------------------------------------------------------------------------------------
                                              2.013953   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017081    0.385057    1.349460    1.349460 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.385057    0.000000    1.349460 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.019483    1.321075    0.845594    2.195054 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      1.321075    0.000000    2.195054 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.260340    0.203005    2.398060 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.260340    0.000000    2.398060 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.398060   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.113753    0.363753   library hold time
                                              0.363753   data required time
---------------------------------------------------------------------------------------------
                                              0.363753   data required time
                                             -2.398060   data arrival time
---------------------------------------------------------------------------------------------
                                              2.034306   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012156    0.454624    1.492054    1.492054 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.454624    0.000000    1.492054 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008901    0.413256    0.324446    1.816500 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.413256    0.000000    1.816500 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014988    0.518515    0.410795    2.227295 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.518515    0.000000    2.227295 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.244909    0.199089    2.426383 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.244909    0.000000    2.426383 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.426383   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.118216    0.368216   library hold time
                                              0.368216   data required time
---------------------------------------------------------------------------------------------
                                              0.368216   data required time
                                             -2.426383   data arrival time
---------------------------------------------------------------------------------------------
                                              2.058167   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014478    0.346799    1.319943    1.319943 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.346799    0.000000    1.319943 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.009027    0.707682    0.490064    1.810007 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.707682    0.000000    1.810007 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002805    0.266150    0.221800    2.031807 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.266150    0.000000    2.031807 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.163665    0.430183    2.461990 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.163665    0.000000    2.461990 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.461990   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.134139    0.384139   library hold time
                                              0.384139   data required time
---------------------------------------------------------------------------------------------
                                              0.384139   data required time
                                             -2.461990   data arrival time
---------------------------------------------------------------------------------------------
                                              2.077852   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012156    0.454624    1.492054    1.492054 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.454624    0.000000    1.492054 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.019463    0.667035    0.490596    1.982649 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.667035    0.000000    1.982649 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.364593    0.400632    2.383281 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.364593    0.000000    2.383281 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.383281   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.050548    0.300548   library hold time
                                              0.300548   data required time
---------------------------------------------------------------------------------------------
                                              0.300548   data required time
                                             -2.383281   data arrival time
---------------------------------------------------------------------------------------------
                                              2.082733   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017177    0.386468    1.350549    1.350549 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.386468    0.000000    1.350549 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007663    0.683928    0.490471    1.841019 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.683928    0.000000    1.841019 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.324595    0.258159    2.099178 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.324595    0.000000    2.099178 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.361437    0.308322    2.407501 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.361437    0.000000    2.407501 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.407501   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.050705    0.300705   library hold time
                                              0.300705   data required time
---------------------------------------------------------------------------------------------
                                              0.300705   data required time
                                             -2.407501   data arrival time
---------------------------------------------------------------------------------------------
                                              2.106796   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012586    0.318991    1.298488    1.298488 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.318991    0.000000    1.298488 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     5    0.024406    1.584316    0.976830    2.275318 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      1.584316    0.000000    2.275318 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.309842    0.195707    2.471025 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.309842    0.000000    2.471025 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.471025   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.099437    0.349437   library hold time
                                              0.349437   data required time
---------------------------------------------------------------------------------------------
                                              0.349437   data required time
                                             -2.471025   data arrival time
---------------------------------------------------------------------------------------------
                                              2.121589   slack (MET)


Startpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007883    0.249111    1.243225    1.243225 v _2312_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[25] (net)
                      0.249111    0.000000    1.243225 v _1379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009222    0.393645    0.312355    1.555580 ^ _1379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0766_ (net)
                      0.393645    0.000000    1.555580 ^ _1380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011782    0.431724    0.327079    1.882658 v _1380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0767_ (net)
                      0.431724    0.000000    1.882658 v _1382_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.509724    0.404029    2.286688 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.509724    0.000000    2.286688 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.264220    0.232567    2.519255 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.264220    0.000000    2.519255 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.519255   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.112631    0.362631   library hold time
                                              0.362631   data required time
---------------------------------------------------------------------------------------------
                                              0.362631   data required time
                                             -2.519255   data arrival time
---------------------------------------------------------------------------------------------
                                              2.156624   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021724    0.453819    1.400062    1.400062 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.453819    0.000000    1.400062 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007639    0.564356    0.498579    1.898641 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.564356    0.000000    1.898641 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004329    0.313288    0.254196    2.152837 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.313288    0.000000    2.152837 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.359862    0.306420    2.459257 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.359862    0.000000    2.459257 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.459257   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.050783    0.300783   library hold time
                                              0.300783   data required time
---------------------------------------------------------------------------------------------
                                              0.300783   data required time
                                             -2.459257   data arrival time
---------------------------------------------------------------------------------------------
                                              2.158474   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012586    0.465960    1.498762    1.498762 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.465960    0.000000    1.498762 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012489    0.480516    0.380998    1.879761 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.480516    0.000000    1.879761 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.510791    0.418827    2.298588 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.510791    0.000000    2.298588 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.264488    0.232725    2.531312 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.264488    0.000000    2.531312 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.531312   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.112554    0.362554   library hold time
                                              0.362554   data required time
---------------------------------------------------------------------------------------------
                                              0.362554   data required time
                                             -2.531312   data arrival time
---------------------------------------------------------------------------------------------
                                              2.168759   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004310    0.193090    1.193751    1.193751 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.193090    0.000000    1.193751 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013783    0.467549    0.325712    1.519463 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.467549    0.000000    1.519463 ^ _2031_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004856    0.185634    0.512027    2.031490 ^ _2031_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0369_ (net)
                      0.185634    0.000000    2.031490 ^ _2032_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.151228    0.459877    2.491367 ^ _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.151228    0.000000    2.491367 ^ _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.491367   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067326    0.317326   library hold time
                                              0.317326   data required time
---------------------------------------------------------------------------------------------
                                              0.317326   data required time
                                             -2.491367   data arrival time
---------------------------------------------------------------------------------------------
                                              2.174041   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009514    0.273840    1.263653    1.263653 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.273840    0.000000    1.263653 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014138    0.543252    0.403577    1.667229 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.543252    0.000000    1.667229 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007663    0.313907    0.273146    1.940375 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.313907    0.000000    1.940375 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.502949    0.368299    2.308673 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.502949    0.000000    2.308673 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.262521    0.231565    2.540238 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.262521    0.000000    2.540238 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.540238   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.113123    0.363123   library hold time
                                              0.363123   data required time
---------------------------------------------------------------------------------------------
                                              0.363123   data required time
                                             -2.540238   data arrival time
---------------------------------------------------------------------------------------------
                                              2.177116   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012156    0.312671    1.293612    1.293612 v _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.312671    0.000000    1.293612 v _1256_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009514    0.410622    0.337172    1.630784 ^ _1256_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0658_ (net)
                      0.410622    0.000000    1.630784 ^ _1267_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007696    0.318470    0.275266    1.906049 v _1267_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0668_ (net)
                      0.318470    0.000000    1.906049 v _1268_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.510157    0.430704    2.336753 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.510157    0.000000    2.336753 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.264329    0.232631    2.569384 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.264329    0.000000    2.569384 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.569384   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.112600    0.362600   library hold time
                                              0.362600   data required time
---------------------------------------------------------------------------------------------
                                              0.362600   data required time
                                             -2.569384   data arrival time
---------------------------------------------------------------------------------------------
                                              2.206784   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012474    0.317345    1.297218    1.297218 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.317345    0.000000    1.297218 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013879    0.538742    0.412799    1.710017 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.538742    0.000000    1.710017 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007663    0.337786    0.272802    1.982819 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.337786    0.000000    1.982819 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.504322    0.375541    2.358360 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.504322    0.000000    2.358360 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.262865    0.231768    2.590128 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.262865    0.000000    2.590128 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.590128   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.113023    0.363023   library hold time
                                              0.363023   data required time
---------------------------------------------------------------------------------------------
                                              0.363023   data required time
                                             -2.590128   data arrival time
---------------------------------------------------------------------------------------------
                                              2.227105   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012586    0.318991    1.298488    1.298488 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.318991    0.000000    1.298488 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009846    0.421129    0.344787    1.643275 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.421129    0.000000    1.643275 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007736    0.324056    0.277725    1.921000 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.324056    0.000000    1.921000 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.473748    0.474464    2.395464 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.473748    0.000000    2.395464 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.255195    0.227248    2.622713 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.255195    0.000000    2.622713 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.622713   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.115241    0.365241   library hold time
                                              0.365241   data required time
---------------------------------------------------------------------------------------------
                                              0.365241   data required time
                                             -2.622713   data arrival time
---------------------------------------------------------------------------------------------
                                              2.257472   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021724    0.708885    1.641094    1.641094 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.708885    0.000000    1.641094 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008562    0.424277    0.349958    1.991053 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.424277    0.000000    1.991053 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008658    0.604979    0.489105    2.480157 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.604979    0.000000    2.480157 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.218953    0.189323    2.669481 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.218953    0.000000    2.669481 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.669481   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.123836    0.373836   library hold time
                                              0.373836   data required time
---------------------------------------------------------------------------------------------
                                              0.373836   data required time
                                             -2.669481   data arrival time
---------------------------------------------------------------------------------------------
                                              2.295645   slack (MET)


Startpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010038    0.398789    1.459009    1.459009 ^ _2317_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[30] (net)
                      0.398789    0.000000    1.459009 ^ _1413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.007745    0.358851    0.614902    2.073911 ^ _1413_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0795_ (net)
                      0.358851    0.000000    2.073911 ^ _1420_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004977    0.256199    0.441065    2.514976 ^ _1420_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0801_ (net)
                      0.256199    0.000000    2.514976 ^ _1423_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.193040    0.175464    2.690440 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.193040    0.000000    2.690440 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.690440   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.128665    0.378665   library hold time
                                              0.378665   data required time
---------------------------------------------------------------------------------------------
                                              0.378665   data required time
                                             -2.690440   data arrival time
---------------------------------------------------------------------------------------------
                                              2.311775   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089527    1.519639    2.064681    2.064681 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      1.519639    0.000000    2.064681 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004977    0.480829    0.435023    2.499704 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.480829    0.000000    2.499704 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.237457    0.195694    2.695398 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.237457    0.000000    2.695398 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.695398   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.120371    0.370371   library hold time
                                              0.370371   data required time
---------------------------------------------------------------------------------------------
                                              0.370371   data required time
                                             -2.695398   data arrival time
---------------------------------------------------------------------------------------------
                                              2.325027   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022425    0.728204    1.651934    1.651934 ^ _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.728204    0.000000    1.651934 ^ _2078_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.010105    0.477966    0.377037    2.028971 v _2078_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0409_ (net)
                      0.477966    0.000000    2.028971 v _2079_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004410    0.470214    0.398692    2.427663 ^ _2079_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0410_ (net)
                      0.470214    0.000000    2.427663 ^ _2082_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002378    0.262832    0.279811    2.707474 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.262832    0.000000    2.707474 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.707474   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.113032    0.363032   library hold time
                                              0.363032   data required time
---------------------------------------------------------------------------------------------
                                              0.363032   data required time
                                             -2.707474   data arrival time
---------------------------------------------------------------------------------------------
                                              2.344441   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009398    0.272135    1.262337    1.262337 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.272135    0.000000    1.262337 v _2059_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007442    0.667578    0.463107    1.725445 ^ _2059_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0392_ (net)
                      0.667578    0.000000    1.725445 ^ _2060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009514    0.384288    0.309590    2.035034 v _2060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0393_ (net)
                      0.384288    0.000000    2.035034 v _2064_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005032    0.500016    0.382178    2.417212 ^ _2064_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0397_ (net)
                      0.500016    0.000000    2.417212 ^ _2068_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.362539    0.277724    2.694936 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.362539    0.000000    2.694936 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.694936   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.084196    0.334196   library hold time
                                              0.334196   data required time
---------------------------------------------------------------------------------------------
                                              0.334196   data required time
                                             -2.694936   data arrival time
---------------------------------------------------------------------------------------------
                                              2.360740   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014207    0.342816    1.316870    1.316870 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.342816    0.000000    1.316870 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004329    0.311272    1.044131    2.361001 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.311272    0.000000    2.361001 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.359582    0.306081    2.667082 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.359582    0.000000    2.667082 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.667082   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.050797    0.300797   library hold time
                                              0.300797   data required time
---------------------------------------------------------------------------------------------
                                              0.300797   data required time
                                             -2.667082   data arrival time
---------------------------------------------------------------------------------------------
                                              2.366286   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014478    0.346799    1.319943    1.319943 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.346799    0.000000    1.319943 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004329    0.309950    1.045266    2.365209 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.309950    0.000000    2.365209 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.359397    0.305859    2.671067 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.359397    0.000000    2.671067 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.671067   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.050806    0.300806   library hold time
                                              0.300806   data required time
---------------------------------------------------------------------------------------------
                                              0.300806   data required time
                                             -2.671067   data arrival time
---------------------------------------------------------------------------------------------
                                              2.370261   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089527    1.519639    2.064681    2.064681 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      1.519639    0.000000    2.064681 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004652    0.470997    0.425445    2.490126 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.470997    0.000000    2.490126 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002378    0.290096    0.248345    2.738471 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.290096    0.000000    2.738471 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.738471   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.105147    0.355147   library hold time
                                              0.355147   data required time
---------------------------------------------------------------------------------------------
                                              0.355147   data required time
                                             -2.738471   data arrival time
---------------------------------------------------------------------------------------------
                                              2.383324   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012586    0.318991    1.298488    1.298488 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.318991    0.000000    1.298488 v _1997_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014929    1.075207    0.690464    1.988952 ^ _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      1.075207    0.000000    1.988952 ^ _2248_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004980    0.312774    0.296179    2.285131 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.312774    0.000000    2.285131 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.484807    0.392849    2.677980 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.484807    0.000000    2.677980 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.677980   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.044579    0.294579   library hold time
                                              0.294579   data required time
---------------------------------------------------------------------------------------------
                                              0.294579   data required time
                                             -2.677980   data arrival time
---------------------------------------------------------------------------------------------
                                              2.383401   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085372    1.452676    2.024565    2.024565 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      1.452676    0.000000    2.024565 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.452253    0.595550    2.620115 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.452253    0.000000    2.620115 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.213248    0.173691    2.793806 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.213248    0.000000    2.793806 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.793806   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.124899    0.374899   library hold time
                                              0.374899   data required time
---------------------------------------------------------------------------------------------
                                              0.374899   data required time
                                             -2.793806   data arrival time
---------------------------------------------------------------------------------------------
                                              2.418907   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017081    0.584458    1.568891    1.568891 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.584458    0.000000    1.568891 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004923    0.314559    0.245357    1.814248 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.314559    0.000000    1.814248 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007736    0.358944    0.307505    2.121753 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.358944    0.000000    2.121753 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.002791    0.250272    0.245751    2.367504 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.250272    0.000000    2.367504 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172573    0.453656    2.821160 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.172573    0.000000    2.821160 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.821160   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132479    0.382479   library hold time
                                              0.382479   data required time
---------------------------------------------------------------------------------------------
                                              0.382479   data required time
                                             -2.821160   data arrival time
---------------------------------------------------------------------------------------------
                                              2.438681   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022425    0.464338    1.407164    1.407164 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.464338    0.000000    1.407164 v _2083_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012751    0.762010    0.654542    2.061706 ^ _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.762010    0.000000    2.061706 ^ _2087_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004980    0.354560    0.276118    2.337824 v _2087_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0417_ (net)
                      0.354560    0.000000    2.337824 v _2089_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.488456    0.400116    2.737940 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.488456    0.000000    2.737940 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.737940   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.044398    0.294398   library hold time
                                              0.294398   data required time
---------------------------------------------------------------------------------------------
                                              0.294398   data required time
                                             -2.737940   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443542   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088320    1.500187    2.053028    2.053028 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      1.500187    0.000000    2.053028 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004359    0.484017    0.503616    2.556644 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.484017    0.000000    2.556644 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.295208    0.257039    2.813683 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.295208    0.000000    2.813683 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.813683   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.103669    0.353669   library hold time
                                              0.353669   data required time
---------------------------------------------------------------------------------------------
                                              0.353669   data required time
                                             -2.813683   data arrival time
---------------------------------------------------------------------------------------------
                                              2.460014   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017257    0.387644    1.351456    1.351456 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.387644    0.000000    1.351456 v _2054_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010469    0.833240    0.575006    1.926461 ^ _2054_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0388_ (net)
                      0.833240    0.000000    1.926461 ^ _2055_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004825    0.309699    0.338240    2.264701 v _2055_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0389_ (net)
                      0.309699    0.000000    2.264701 v _2056_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.450799    0.399445    2.664146 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.450799    0.000000    2.664146 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.213010    0.173637    2.837784 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.213010    0.000000    2.837784 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.837784   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.124943    0.374943   library hold time
                                              0.374943   data required time
---------------------------------------------------------------------------------------------
                                              0.374943   data required time
                                             -2.837784   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462840   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089701    1.522443    2.066361    2.066361 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      1.522443    0.000000    2.066361 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.451199    0.610906    2.677266 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.451199    0.000000    2.677266 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.213075    0.173652    2.850918 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.213075    0.000000    2.850918 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.850918   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.124931    0.374931   library hold time
                                              0.374931   data required time
---------------------------------------------------------------------------------------------
                                              0.374931   data required time
                                             -2.850918   data arrival time
---------------------------------------------------------------------------------------------
                                              2.475987   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090310    1.532258    2.072241    2.072241 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      1.532258    0.000000    2.072241 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.448245    0.613066    2.685306 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.448245    0.000000    2.685306 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.212591    0.173544    2.858850 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.212591    0.000000    2.858850 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.858850   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.125021    0.375021   library hold time
                                              0.375021   data required time
---------------------------------------------------------------------------------------------
                                              0.375021   data required time
                                             -2.858850   data arrival time
---------------------------------------------------------------------------------------------
                                              2.483829   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085202    1.449937    2.022924    2.022924 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      1.449937    0.000000    2.022924 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.484334    0.502871    2.525795 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.484334    0.000000    2.525795 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.367010    0.336652    2.862447 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.367010    0.000000    2.862447 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.862447   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082903    0.332903   library hold time
                                              0.332903   data required time
---------------------------------------------------------------------------------------------
                                              0.332903   data required time
                                             -2.862447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.529544   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094758    1.603943    2.115185    2.115185 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      1.603943    0.000000    2.115185 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    0.447568    0.628844    2.744029 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.447568    0.000000    2.744029 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.212480    0.173519    2.917547 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.212480    0.000000    2.917547 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.917547   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.125042    0.375042   library hold time
                                              0.375042   data required time
---------------------------------------------------------------------------------------------
                                              0.375042   data required time
                                             -2.917547   data arrival time
---------------------------------------------------------------------------------------------
                                              2.542506   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086773    1.475255    2.038092    2.038092 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      1.475255    0.000000    2.038092 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.488688    0.507507    2.545599 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.488688    0.000000    2.545599 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.368464    0.337183    2.882782 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.368464    0.000000    2.882782 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.882782   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082483    0.332483   library hold time
                                              0.332483   data required time
---------------------------------------------------------------------------------------------
                                              0.332483   data required time
                                             -2.882782   data arrival time
---------------------------------------------------------------------------------------------
                                              2.550299   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018818    0.410587    1.369157    1.369157 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.410587    0.000000    1.369157 v _2043_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004980    0.333266    1.079244    2.448401 v _2043_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0379_ (net)
                      0.333266    0.000000    2.448401 v _2045_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.486596    0.396413    2.844814 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.486596    0.000000    2.844814 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.844814   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.044490    0.294490   library hold time
                                              0.294490   data required time
---------------------------------------------------------------------------------------------
                                              0.294490   data required time
                                             -2.844814   data arrival time
---------------------------------------------------------------------------------------------
                                              2.550323   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090082    1.528584    2.070039    2.070039 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      1.528584    0.000000    2.070039 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004769    0.452078    0.630836    2.700876 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.452078    0.000000    2.700876 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002378    0.262833    0.230201    2.931076 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.262833    0.000000    2.931076 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.931076   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.113032    0.363032   library hold time
                                              0.363032   data required time
---------------------------------------------------------------------------------------------
                                              0.363032   data required time
                                             -2.931076   data arrival time
---------------------------------------------------------------------------------------------
                                              2.568044   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088320    1.500187    2.053028    2.053028 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      1.500187    0.000000    2.053028 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.492976    0.512072    2.565099 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.492976    0.000000    2.565099 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.368405    0.337705    2.902805 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.368405    0.000000    2.902805 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.902805   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082500    0.332500   library hold time
                                              0.332500   data required time
---------------------------------------------------------------------------------------------
                                              0.332500   data required time
                                             -2.902805   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570305   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088360    1.500831    2.053414    2.053414 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      1.500831    0.000000    2.053414 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.493087    0.512190    2.565604 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.493087    0.000000    2.565604 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.367010    0.337719    2.903323 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.367010    0.000000    2.903323 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.903323   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082903    0.332903   library hold time
                                              0.332903   data required time
---------------------------------------------------------------------------------------------
                                              0.332903   data required time
                                             -2.903323   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570420   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092068    1.560590    2.089214    2.089214 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      1.560590    0.000000    2.089214 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004900    0.457537    0.640447    2.729661 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.457537    0.000000    2.729661 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.230017    0.217089    2.946750 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.230017    0.000000    2.946750 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.946750   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.121774    0.371774   library hold time
                                              0.371774   data required time
---------------------------------------------------------------------------------------------
                                              0.371774   data required time
                                             -2.946750   data arrival time
---------------------------------------------------------------------------------------------
                                              2.574976   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    1.530163    2.070986    2.070986 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      1.530163    0.000000    2.070986 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.498131    0.517561    2.588546 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.498131    0.000000    2.588546 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.362503    0.338334    2.926880 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.362503    0.000000    2.926880 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.926880   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.084207    0.334207   library hold time
                                              0.334207   data required time
---------------------------------------------------------------------------------------------
                                              0.334207   data required time
                                             -2.926880   data arrival time
---------------------------------------------------------------------------------------------
                                              2.592674   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090140    1.529518    2.070599    2.070599 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      1.529518    0.000000    2.070599 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.498020    0.517443    2.588042 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.498020    0.000000    2.588042 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.368214    0.338320    2.926362 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.368214    0.000000    2.926362 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.926362   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082555    0.332555   library hold time
                                              0.332555   data required time
---------------------------------------------------------------------------------------------
                                              0.332555   data required time
                                             -2.926362   data arrival time
---------------------------------------------------------------------------------------------
                                              2.593807   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    1.530163    2.070986    2.070986 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      1.530163    0.000000    2.070986 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.498131    0.517561    2.588546 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.498131    0.000000    2.588546 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.368464    0.338334    2.926880 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.368464    0.000000    2.926880 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.926880   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082483    0.332483   library hold time
                                              0.332483   data required time
---------------------------------------------------------------------------------------------
                                              0.332483   data required time
                                             -2.926880   data arrival time
---------------------------------------------------------------------------------------------
                                              2.594398   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092166    1.562170    2.090160    2.090160 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.562170    0.000000    2.090160 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.503635    0.523421    2.613581 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.503635    0.000000    2.613581 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.368214    0.339005    2.952586 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.368214    0.000000    2.952586 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.952586   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082555    0.332555   library hold time
                                              0.332555   data required time
---------------------------------------------------------------------------------------------
                                              0.332555   data required time
                                             -2.952586   data arrival time
---------------------------------------------------------------------------------------------
                                              2.620031   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    1.599285    2.112395    2.112395 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      1.599285    0.000000    2.112395 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.510017    0.530217    2.642612 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.510017    0.000000    2.642612 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.358851    0.339783    2.982395 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.358851    0.000000    2.982395 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.982395   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.085263    0.335263   library hold time
                                              0.335263   data required time
---------------------------------------------------------------------------------------------
                                              0.335263   data required time
                                             -2.982395   data arrival time
---------------------------------------------------------------------------------------------
                                              2.647132   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094380    1.597851    2.111536    2.111536 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      1.597851    0.000000    2.111536 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.509771    0.529954    2.641490 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.509771    0.000000    2.641490 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.367010    0.339753    2.981243 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.367010    0.000000    2.981243 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.981243   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082903    0.332903   library hold time
                                              0.332903   data required time
---------------------------------------------------------------------------------------------
                                              0.332903   data required time
                                             -2.981243   data arrival time
---------------------------------------------------------------------------------------------
                                              2.648340   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    1.599285    2.112395    2.112395 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      1.599285    0.000000    2.112395 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.510017    0.530217    2.642612 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.510017    0.000000    2.642612 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.367010    0.339783    2.982395 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.367010    0.000000    2.982395 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.982395   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082903    0.332903   library hold time
                                              0.332903   data required time
---------------------------------------------------------------------------------------------
                                              0.332903   data required time
                                             -2.982395   data arrival time
---------------------------------------------------------------------------------------------
                                              2.649492   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    1.609825    2.118709    2.118709 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      1.609825    0.000000    2.118709 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.511830    0.532147    2.650855 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.511830    0.000000    2.650855 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.367010    0.340004    2.990860 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.367010    0.000000    2.990860 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.990860   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082903    0.332903   library hold time
                                              0.332903   data required time
---------------------------------------------------------------------------------------------
                                              0.332903   data required time
                                             -2.990860   data arrival time
---------------------------------------------------------------------------------------------
                                              2.657957   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    1.609825    2.118709    2.118709 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      1.609825    0.000000    2.118709 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.511830    0.532147    2.650855 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.511830    0.000000    2.650855 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.367778    0.340004    2.990860 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.367778    0.000000    2.990860 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.990860   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082681    0.332681   library hold time
                                              0.332681   data required time
---------------------------------------------------------------------------------------------
                                              0.332681   data required time
                                             -2.990860   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658179   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    1.609825    2.118709    2.118709 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      1.609825    0.000000    2.118709 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.511830    0.532147    2.650855 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.511830    0.000000    2.650855 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.368464    0.340004    2.990860 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.368464    0.000000    2.990860 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.990860   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082483    0.332483   library hold time
                                              0.332483   data required time
---------------------------------------------------------------------------------------------
                                              0.332483   data required time
                                             -2.990860   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658377   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.099379    1.679170    2.159677    2.159677 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.679170    0.000000    2.159677 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    0.523755    0.544843    2.704520 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.523755    0.000000    2.704520 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.367010    0.341458    3.045978 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.367010    0.000000    3.045978 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              3.045978   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082903    0.332903   library hold time
                                              0.332903   data required time
---------------------------------------------------------------------------------------------
                                              0.332903   data required time
                                             -3.045978   data arrival time
---------------------------------------------------------------------------------------------
                                              2.713075   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
     1    0.002791    0.095267    0.027466    4.827466 v ref_clk (in)
                                                         ref_clk (net)
                      0.095267    0.000000    4.827466 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172205    0.406295    5.233761 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.172205    0.000000    5.233761 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.233761   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132547    0.382547   library hold time
                                              0.382547   data required time
---------------------------------------------------------------------------------------------
                                              0.382547   data required time
                                             -5.233761   data arrival time
---------------------------------------------------------------------------------------------
                                              4.851214   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077220    1.321297    1.945860    1.945860 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      1.321297    0.000000    1.945860 v lock_detect (out)
                                              1.945860   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.945860   data arrival time
---------------------------------------------------------------------------------------------
                                              6.495860   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085202    1.449937    2.022924    2.022924 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      1.449937    0.000000    2.022924 v debug_dco_word[25] (out)
                                              2.022924   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.022924   data arrival time
---------------------------------------------------------------------------------------------
                                              6.572924   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085372    1.452676    2.024565    2.024565 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      1.452676    0.000000    2.024565 v debug_dco_word[23] (out)
                                              2.024565   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.024565   data arrival time
---------------------------------------------------------------------------------------------
                                              6.574565   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.085529    1.455206    2.026081    2.026081 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      1.455206    0.000000    2.026081 v debug_dco_word[31] (out)
                                              2.026081   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.026081   data arrival time
---------------------------------------------------------------------------------------------
                                              6.576081   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086773    1.475255    2.038092    2.038092 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      1.475255    0.000000    2.038092 v debug_dco_word[27] (out)
                                              2.038092   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.038092   data arrival time
---------------------------------------------------------------------------------------------
                                              6.588092   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088320    1.500187    2.053028    2.053028 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      1.500187    0.000000    2.053028 v debug_dco_word[2] (out)
                                              2.053028   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.053028   data arrival time
---------------------------------------------------------------------------------------------
                                              6.603028   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088320    1.500187    2.053028    2.053028 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      1.500187    0.000000    2.053028 v debug_dco_word[4] (out)
                                              2.053028   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.053028   data arrival time
---------------------------------------------------------------------------------------------
                                              6.603028   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088360    1.500831    2.053414    2.053414 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      1.500831    0.000000    2.053414 v debug_dco_word[30] (out)
                                              2.053414   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.053414   data arrival time
---------------------------------------------------------------------------------------------
                                              6.603414   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089527    1.519639    2.064681    2.064681 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      1.519639    0.000000    2.064681 v debug_dco_word[16] (out)
                                              2.064681   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.064681   data arrival time
---------------------------------------------------------------------------------------------
                                              6.614681   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089527    1.519639    2.064681    2.064681 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      1.519639    0.000000    2.064681 v debug_dco_word[24] (out)
                                              2.064681   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.064681   data arrival time
---------------------------------------------------------------------------------------------
                                              6.614681   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089701    1.522443    2.066361    2.066361 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      1.522443    0.000000    2.066361 v debug_dco_word[15] (out)
                                              2.066361   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.066361   data arrival time
---------------------------------------------------------------------------------------------
                                              6.616361   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090082    1.528584    2.070039    2.070039 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      1.528584    0.000000    2.070039 v debug_dco_word[12] (out)
                                              2.070039   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.070039   data arrival time
---------------------------------------------------------------------------------------------
                                              6.620039   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    1.529180    2.070397    2.070397 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.529180    0.000000    2.070397 v debug_dco_word[1] (out)
                                              2.070397   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.070397   data arrival time
---------------------------------------------------------------------------------------------
                                              6.620397   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090140    1.529518    2.070599    2.070599 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      1.529518    0.000000    2.070599 v debug_dco_word[28] (out)
                                              2.070599   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.070599   data arrival time
---------------------------------------------------------------------------------------------
                                              6.620599   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    1.530163    2.070986    2.070986 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      1.530163    0.000000    2.070986 v debug_dco_word[10] (out)
                                              2.070986   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.070986   data arrival time
---------------------------------------------------------------------------------------------
                                              6.620986   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    1.530163    2.070986    2.070986 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      1.530163    0.000000    2.070986 v debug_dco_word[20] (out)
                                              2.070986   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.070986   data arrival time
---------------------------------------------------------------------------------------------
                                              6.620986   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    1.530163    2.070986    2.070986 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      1.530163    0.000000    2.070986 v debug_dco_word[3] (out)
                                              2.070986   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.070986   data arrival time
---------------------------------------------------------------------------------------------
                                              6.620986   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090310    1.532258    2.072241    2.072241 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      1.532258    0.000000    2.072241 v debug_dco_word[7] (out)
                                              2.072241   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.072241   data arrival time
---------------------------------------------------------------------------------------------
                                              6.622241   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092068    1.560590    2.089214    2.089214 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      1.560590    0.000000    2.089214 v debug_dco_word[19] (out)
                                              2.089214   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.089214   data arrival time
---------------------------------------------------------------------------------------------
                                              6.639214   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092166    1.562170    2.090160    2.090160 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.562170    0.000000    2.090160 v debug_dco_word[29] (out)
                                              2.090160   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.090160   data arrival time
---------------------------------------------------------------------------------------------
                                              6.640160   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092415    1.566183    2.092564    2.092564 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      1.566183    0.000000    2.092564 v debug_dco_word[5] (out)
                                              2.092564   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.092564   data arrival time
---------------------------------------------------------------------------------------------
                                              6.642564   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094380    1.597851    2.111536    2.111536 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      1.597851    0.000000    2.111536 v debug_dco_word[22] (out)
                                              2.111536   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.111536   data arrival time
---------------------------------------------------------------------------------------------
                                              6.661536   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    1.599285    2.112395    2.112395 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      1.599285    0.000000    2.112395 v debug_dco_word[14] (out)
                                              2.112395   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.112395   data arrival time
---------------------------------------------------------------------------------------------
                                              6.662395   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    1.599285    2.112395    2.112395 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      1.599285    0.000000    2.112395 v debug_dco_word[26] (out)
                                              2.112395   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.112395   data arrival time
---------------------------------------------------------------------------------------------
                                              6.662395   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    1.599285    2.112395    2.112395 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      1.599285    0.000000    2.112395 v debug_dco_word[6] (out)
                                              2.112395   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.112395   data arrival time
---------------------------------------------------------------------------------------------
                                              6.662395   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094552    1.600623    2.113196    2.113196 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      1.600623    0.000000    2.113196 v debug_dco_word[9] (out)
                                              2.113196   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.113196   data arrival time
---------------------------------------------------------------------------------------------
                                              6.663197   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094758    1.603943    2.115185    2.115185 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      1.603943    0.000000    2.115185 v debug_dco_word[11] (out)
                                              2.115185   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.115185   data arrival time
---------------------------------------------------------------------------------------------
                                              6.665185   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095053    1.608697    2.118033    2.118033 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      1.608697    0.000000    2.118033 v debug_dco_word[8] (out)
                                              2.118033   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.118033   data arrival time
---------------------------------------------------------------------------------------------
                                              6.668033   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    1.609825    2.118709    2.118709 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      1.609825    0.000000    2.118709 v debug_dco_word[13] (out)
                                              2.118709   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.118709   data arrival time
---------------------------------------------------------------------------------------------
                                              6.668709   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    1.609825    2.118709    2.118709 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      1.609825    0.000000    2.118709 v debug_dco_word[17] (out)
                                              2.118709   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.118709   data arrival time
---------------------------------------------------------------------------------------------
                                              6.668709   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    1.609825    2.118709    2.118709 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      1.609825    0.000000    2.118709 v debug_dco_word[21] (out)
                                              2.118709   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.118709   data arrival time
---------------------------------------------------------------------------------------------
                                              6.668709   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.099379    1.679170    2.159677    2.159677 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.679170    0.000000    2.159677 v debug_dco_word[18] (out)
                                              2.159677   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.159677   data arrival time
---------------------------------------------------------------------------------------------
                                              6.709677   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.022214    0.461172    1.405026    1.405026 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.461172    0.000000    1.405026 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    1.259975    1.234293    2.639319 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      1.259975    0.000000    2.639319 v debug_dco_word[0] (out)
                                              2.639319   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.639319   data arrival time
---------------------------------------------------------------------------------------------
                                              7.189319   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.074594   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.492178    0.742178   library hold time
                                              0.742178   data required time
---------------------------------------------------------------------------------------------
                                              0.742178   data required time
                                             -8.074594   data arrival time
---------------------------------------------------------------------------------------------
                                              7.332416   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.209928    3.476363    2.028876    6.828876 v rst_n (in)
                                                         rst_n (net)
                      3.476363    0.000000    6.828876 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172333    1.116084    7.944961 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.172333    0.000000    7.944961 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.944961   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132524    0.382524   library hold time
                                              0.382524   data required time
---------------------------------------------------------------------------------------------
                                              0.382524   data required time
                                             -7.944961   data arrival time
---------------------------------------------------------------------------------------------
                                              7.562437   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.188318    3.132159    3.017559    3.017559 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      3.132159    0.000000    3.017559 v pll_out (out)
                                              3.017559   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.017559   data arrival time
---------------------------------------------------------------------------------------------
                                              7.567559   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.012719    1.012564    0.676678   22.149361 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0487_ (net)
                      1.012564    0.000000   22.149361 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012563    0.987197    0.784405   22.933765 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.987197    0.000000   22.933765 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009110    1.564394    0.436327   23.370092 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      1.564394    0.000000   23.370092 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009099    0.965768    0.952836   24.322927 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.965768    0.000000   24.322927 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007639    1.191772    0.497588   24.820517 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      1.191772    0.000000   24.820517 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004825    0.498930    1.060855   25.881371 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.498930    0.000000   25.881371 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    1.552146    0.574492   26.455862 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      1.552146    0.000000   26.455862 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.410291    0.160696   26.616558 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.410291    0.000000   26.616558 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             26.616558   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537103   23.212896   library setup time
                                             23.212896   data required time
---------------------------------------------------------------------------------------------
                                             23.212896   data required time
                                            -26.616558   data arrival time
---------------------------------------------------------------------------------------------
                                             -3.403661   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009012    0.777371    0.549196   23.409140 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.777371    0.000000   23.409140 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014765    0.648086    0.504356   23.913496 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0538_ (net)
                      0.648086    0.000000   23.913496 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.012566    1.653604    1.107228   25.020723 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0552_ (net)
                      1.653604    0.000000   25.020723 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007736    0.545762    0.286301   25.307024 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.545762    0.000000   25.307024 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004980    0.473589    0.682000   25.989025 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.473589    0.000000   25.989025 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.420819   26.409843 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      1.061377    0.000000   26.409843 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             26.409843   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -26.409843   data arrival time
---------------------------------------------------------------------------------------------
                                             -3.211515   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009012    0.777371    0.549196   23.409140 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.777371    0.000000   23.409140 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014765    0.648086    0.504356   23.913496 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0538_ (net)
                      0.648086    0.000000   23.913496 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.012566    1.653604    1.107228   25.020723 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0552_ (net)
                      1.653604    0.000000   25.020723 ^ _2244_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004980    0.725542    0.702995   25.723719 ^ _2244_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0553_ (net)
                      0.725542    0.000000   25.723719 ^ _2246_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.957095    0.365006   26.088724 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.957095    0.000000   26.088724 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             26.088724   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.727540   23.022459   library setup time
                                             23.022459   data required time
---------------------------------------------------------------------------------------------
                                             23.022459   data required time
                                            -26.088724   data arrival time
---------------------------------------------------------------------------------------------
                                             -3.066266   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009012    0.777371    0.549196   23.409140 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.777371    0.000000   23.409140 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014765    0.648086    0.504356   23.913496 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0538_ (net)
                      0.648086    0.000000   23.913496 v _2236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007696    0.932380    0.536769   24.450264 ^ _2236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0546_ (net)
                      0.932380    0.000000   24.450264 ^ _2237_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004980    0.675663    0.697916   25.148182 ^ _2237_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0547_ (net)
                      0.675663    0.000000   25.148182 ^ _2239_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.957095    0.358867   25.507048 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.957095    0.000000   25.507048 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.507048   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.727540   23.022459   library setup time
                                             23.022459   data required time
---------------------------------------------------------------------------------------------
                                             23.022459   data required time
                                            -25.507048   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.484589   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.004067    3.315358    0.551673   24.767687 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      3.315358    0.000000   24.767687 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    1.276624    0.864491   25.632177 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      1.276624    0.000000   25.632177 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.632177   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.555096   23.194904   library setup time
                                             23.194904   data required time
---------------------------------------------------------------------------------------------
                                             23.194904   data required time
                                            -25.632177   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.437274   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004900    3.023816    0.406201   24.622215 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      3.023816    0.000000   24.622215 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.934535    0.995032   25.617249 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.934535    0.000000   25.617249 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.617249   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.543330   23.206671   library setup time
                                             23.206671   data required time
---------------------------------------------------------------------------------------------
                                             23.206671   data required time
                                            -25.617249   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.410577   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004977    0.658340    0.512387   22.463461 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.658340    0.000000   22.463461 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012586    0.635824    0.405338   22.868799 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.635824    0.000000   22.868799 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009229    0.608406    0.429237   23.298037 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.608406    0.000000   23.298037 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.009222    0.679775    0.410250   23.708286 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.679775    0.000000   23.708286 v _2217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007736    0.531065    0.454135   24.162420 ^ _2217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0529_ (net)
                      0.531065    0.000000   24.162420 ^ _2218_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004980    0.768107    0.748267   24.910688 ^ _2218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0530_ (net)
                      0.768107    0.000000   24.910688 ^ _2220_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.957095    0.370244   25.280931 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.957095    0.000000   25.280931 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.280931   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.727540   23.022459   library setup time
                                             23.022459   data required time
---------------------------------------------------------------------------------------------
                                             23.022459   data required time
                                            -25.280931   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.258473   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004310    3.966202    0.436684   24.652699 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      3.966202    0.000000   24.652699 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.695362    0.585160   25.237858 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.695362    0.000000   25.237858 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.237858   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.527601   23.222399   library setup time
                                             23.222399   data required time
---------------------------------------------------------------------------------------------
                                             23.222399   data required time
                                            -25.237858   data arrival time
---------------------------------------------------------------------------------------------
                                             -2.015460   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004769    2.826213   -0.165953   24.050062 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      2.826213    0.000000   24.050062 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002378    1.209335    1.024400   25.074463 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      1.209335    0.000000   25.074463 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.074463   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554051   23.195950   library setup time
                                             23.195950   data required time
---------------------------------------------------------------------------------------------
                                             23.195950   data required time
                                            -25.074463   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.878513   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004769    2.826213   -0.165953   24.050062 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      2.826213    0.000000   24.050062 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002378    1.209335    1.024400   25.074463 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      1.209335    0.000000   25.074463 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.074463   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554051   23.195950   library setup time
                                             23.195950   data required time
---------------------------------------------------------------------------------------------
                                             23.195950   data required time
                                            -25.074463   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.878513   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004900    2.832152   -0.159174   24.056841 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      2.832152    0.000000   24.056841 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.920472    0.958076   25.014917 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.920472    0.000000   25.014917 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             25.014917   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.542405   23.207594   library setup time
                                             23.207594   data required time
---------------------------------------------------------------------------------------------
                                             23.207594   data required time
                                            -25.014917   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.807322   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.012719    1.012564    0.676678   22.149361 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0487_ (net)
                      1.012564    0.000000   22.149361 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012563    0.987197    0.784405   22.933765 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.987197    0.000000   22.933765 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009110    1.564394    0.436327   23.370092 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      1.564394    0.000000   23.370092 v _2181_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004611    0.634898    0.667084   24.037176 ^ _2181_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0498_ (net)
                      0.634898    0.000000   24.037176 ^ _2182_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004980    0.817405    0.226736   24.263912 v _2182_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0499_ (net)
                      0.817405    0.000000   24.263912 v _2184_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.891595    0.476893   24.740807 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.891595    0.000000   24.740807 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.740807   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.540506   23.209494   library setup time
                                             23.209494   data required time
---------------------------------------------------------------------------------------------
                                             23.209494   data required time
                                            -24.740807   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.531312   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009012    0.777371    0.549196   23.409140 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.777371    0.000000   23.409140 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014765    0.648086    0.504356   23.913496 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0538_ (net)
                      0.648086    0.000000   23.913496 v _2228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004980    0.614754    0.392017   24.305513 ^ _2228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0539_ (net)
                      0.614754    0.000000   24.305513 ^ _2230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.568245    0.351370   24.656883 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.568245    0.000000   24.656883 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.656883   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.585964   23.164036   library setup time
                                             23.164036   data required time
---------------------------------------------------------------------------------------------
                                             23.164036   data required time
                                            -24.656883   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.492847   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    1.932509   -0.566393   23.649622 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      1.932509    0.000000   23.649622 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.946274   24.595896 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      1.061377    0.000000   24.595896 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.595896   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.595896   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.397567   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    1.932509   -0.566393   23.649622 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      1.932509    0.000000   23.649622 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.946274   24.595896 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      1.061377    0.000000   24.595896 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.595896   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.595896   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.397567   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    1.932509   -0.566393   23.649622 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      1.932509    0.000000   23.649622 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.946274   24.595896 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      1.061377    0.000000   24.595896 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.595896   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.595896   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.397567   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004826    1.932509   -0.566393   23.649622 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      1.932509    0.000000   23.649622 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.946274   24.595896 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      1.061377    0.000000   24.595896 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.595896   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.595896   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.397567   slack (VIOLATED)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2191_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.007000    0.874987    0.478392   21.951075 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.874987    0.000000   21.951075 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.012751    0.407110    0.908869   22.859943 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.407110    0.000000   22.859943 v _2198_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004534    0.456907    0.885471   23.745415 v _2198_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0513_ (net)
                      0.456907    0.000000   23.745415 v _2199_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002378    1.681407    0.773772   24.519188 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      1.681407    0.000000   24.519188 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.519188   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.561384   23.188616   library setup time
                                             23.188616   data required time
---------------------------------------------------------------------------------------------
                                             23.188616   data required time
                                            -24.519188   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.330571   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      1.921924    0.000000   23.638807 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      1.061377    0.000000   24.516083 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      1.921924    0.000000   23.638807 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      1.061377    0.000000   24.516083 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      1.921924    0.000000   23.638807 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      1.061377    0.000000   24.516083 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      1.921924    0.000000   23.638807 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      1.061377    0.000000   24.516083 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      1.921924    0.000000   23.638807 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      1.061377    0.000000   24.516083 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      1.921924    0.000000   23.638807 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      1.061377    0.000000   24.516083 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      1.921924    0.000000   23.638807 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      1.061377    0.000000   24.516083 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      1.921924    0.000000   23.638807 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      1.061377    0.000000   24.516083 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      1.921924    0.000000   23.638807 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      1.061377    0.000000   24.516083 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      1.921924    0.000000   23.638807 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      1.061377    0.000000   24.516083 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      1.921924    0.000000   23.638807 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      1.061377    0.000000   24.516083 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      1.921924    0.000000   23.638807 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    1.061377    0.877275   24.516083 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      1.061377    0.000000   24.516083 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.551671   23.198330   library setup time
                                             23.198330   data required time
---------------------------------------------------------------------------------------------
                                             23.198330   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.317753   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      1.921924    0.000000   23.638807 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.891595    0.877275   24.516083 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.891595    0.000000   24.516083 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.540506   23.209494   library setup time
                                             23.209494   data required time
---------------------------------------------------------------------------------------------
                                             23.209494   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.306589   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      1.921924    0.000000   23.638807 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.891595    0.877275   24.516083 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.891595    0.000000   24.516083 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.540506   23.209494   library setup time
                                             23.209494   data required time
---------------------------------------------------------------------------------------------
                                             23.209494   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.306589   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004657    1.921924   -0.577208   23.638807 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      1.921924    0.000000   23.638807 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.891595    0.877275   24.516083 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.891595    0.000000   24.516083 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.516083   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.540506   23.209494   library setup time
                                             23.209494   data required time
---------------------------------------------------------------------------------------------
                                             23.209494   data required time
                                            -24.516083   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.306589   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.356672    0.207528   24.423544 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.356672    0.000000   24.423544 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.423544   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520675   23.229324   library setup time
                                             23.229324   data required time
---------------------------------------------------------------------------------------------
                                             23.229324   data required time
                                            -24.423544   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.194218   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004359    1.903259   -0.596273   23.619741 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      1.903259    0.000000   23.619741 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.666666    0.748207   24.367949 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.666666    0.000000   24.367949 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.367949   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.525714   23.224285   library setup time
                                             23.224285   data required time
---------------------------------------------------------------------------------------------
                                             23.224285   data required time
                                            -24.367949   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.143663   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      1.895805    0.000000   23.612125 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.619764    0.000000   24.282312 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      1.895805    0.000000   23.612125 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.619764    0.000000   24.282312 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      1.895805    0.000000   23.612125 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.619764    0.000000   24.282312 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      1.895805    0.000000   23.612125 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.619764    0.000000   24.282312 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      1.895805    0.000000   23.612125 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.619764    0.000000   24.282312 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      1.895805    0.000000   23.612125 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.619764    0.000000   24.282312 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      1.895805    0.000000   23.612125 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.619764    0.000000   24.282312 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      1.895805    0.000000   23.612125 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.619764    0.000000   24.282312 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004240    1.895805   -0.603889   23.612125 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      1.895805    0.000000   23.612125 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002378    0.619764    0.670186   24.282312 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.619764    0.000000   24.282312 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.282312   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522630   23.227371   library setup time
                                             23.227371   data required time
---------------------------------------------------------------------------------------------
                                             23.227371   data required time
                                            -24.282312   data arrival time
---------------------------------------------------------------------------------------------
                                             -1.054941   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004923    1.938585   -0.560187   23.655828 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      1.938585    0.000000   23.655828 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.488771    0.515566   24.171394 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.488771    0.000000   24.171394 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.171394   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.507667   23.242332   library setup time
                                             23.242332   data required time
---------------------------------------------------------------------------------------------
                                             23.242332   data required time
                                            -24.171394   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.929061   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      2.315512    0.000000   23.438589 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.585759    0.000000   24.124851 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      2.315512    0.000000   23.438589 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.585759    0.000000   24.124851 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      2.315512    0.000000   23.438589 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.585759    0.000000   24.124851 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      2.315512    0.000000   23.438589 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.585759    0.000000   24.124851 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      2.315512    0.000000   23.438589 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.585759    0.000000   24.124851 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      2.315512    0.000000   23.438589 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.585759    0.000000   24.124851 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      2.315512    0.000000   23.438589 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.585759    0.000000   24.124851 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    2.315512   -0.777426   23.438589 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      2.315512    0.000000   23.438589 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.585759    0.686262   24.124851 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.585759    0.000000   24.124851 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             24.124851   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.520394   23.229605   library setup time
                                             23.229605   data required time
---------------------------------------------------------------------------------------------
                                             23.229605   data required time
                                            -24.124851   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.895245   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.263338   14.405229   10.219898   24.216015 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     14.405229    0.000000   24.216015 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002378    1.981310   -1.241229   22.974785 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      1.981310    0.000000   22.974785 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             22.974785   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -1.095430   22.654570   library setup time
                                             22.654570   data required time
---------------------------------------------------------------------------------------------
                                             22.654570   data required time
                                            -22.974785   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.320215   slack (VIOLATED)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009726    1.519869    1.593740   15.589857 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      1.519869    0.000000   15.589857 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    1.231855    0.308185   15.898043 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      1.231855    0.000000   15.898043 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.898043   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.827204   22.922796   library setup time
                                             22.922796   data required time
---------------------------------------------------------------------------------------------
                                             22.922796   data required time
                                            -15.898043   data arrival time
---------------------------------------------------------------------------------------------
                                              7.024755   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009395    1.504800    1.579512   15.575628 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      1.504800    0.000000   15.575628 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    1.231855    0.308264   15.883892 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      1.231855    0.000000   15.883892 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.883892   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.827204   22.922796   library setup time
                                             22.922796   data required time
---------------------------------------------------------------------------------------------
                                             22.922796   data required time
                                            -15.883892   data arrival time
---------------------------------------------------------------------------------------------
                                              7.038905   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002791    1.262807    1.685212   15.681329 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      1.262807    0.000000   15.681329 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.230399    0.562080   16.243408 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.230399    0.000000   16.243408 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.243408   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.467323   23.282677   library setup time
                                             23.282677   data required time
---------------------------------------------------------------------------------------------
                                             23.282677   data required time
                                            -16.243408   data arrival time
---------------------------------------------------------------------------------------------
                                              7.039267   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1756_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007240    1.639333    2.133559   16.129675 ^ _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      1.639333    0.000000   16.129675 ^ _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.129675   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.560731   23.189270   library setup time
                                             23.189270   data required time
---------------------------------------------------------------------------------------------
                                             23.189270   data required time
                                            -16.129675   data arrival time
---------------------------------------------------------------------------------------------
                                              7.059594   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004657    1.665498    1.467596   15.463713 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      1.665498    0.000000   15.463713 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002378    0.662926    0.492227   15.955939 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.662926    0.000000   15.955939 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.955939   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.620436   23.129562   library setup time
                                             23.129562   data required time
---------------------------------------------------------------------------------------------
                                             23.129562   data required time
                                            -15.955939   data arrival time
---------------------------------------------------------------------------------------------
                                              7.173624   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    1.468889    2.015476   16.011593 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      1.468889    0.000000   16.011593 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.011593   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.558083   23.191917   library setup time
                                             23.191917   data required time
---------------------------------------------------------------------------------------------
                                             23.191917   data required time
                                            -16.011593   data arrival time
---------------------------------------------------------------------------------------------
                                              7.180324   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    1.468889    2.015476   16.011593 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      1.468889    0.000000   16.011593 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.011593   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.558083   23.191917   library setup time
                                             23.191917   data required time
---------------------------------------------------------------------------------------------
                                             23.191917   data required time
                                            -16.011593   data arrival time
---------------------------------------------------------------------------------------------
                                              7.180324   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006688    1.785039    1.572538   15.568654 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.785039    0.000000   15.568654 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.430373    0.255289   15.823943 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.430373    0.000000   15.823943 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.823943   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.543256   23.206743   library setup time
                                             23.206743   data required time
---------------------------------------------------------------------------------------------
                                             23.206743   data required time
                                            -15.823943   data arrival time
---------------------------------------------------------------------------------------------
                                              7.382801   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009846    1.525332    1.598899   15.595016 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      1.525332    0.000000   15.595016 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.412200    0.211489   15.806505 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.412200    0.000000   15.806505 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.806505   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537688   23.212313   library setup time
                                             23.212313   data required time
---------------------------------------------------------------------------------------------
                                             23.212313   data required time
                                            -15.806505   data arrival time
---------------------------------------------------------------------------------------------
                                              7.405807   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009846    1.525332    1.598899   15.595016 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      1.525332    0.000000   15.595016 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.412200    0.211489   15.806505 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.412200    0.000000   15.806505 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.806505   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537688   23.212313   library setup time
                                             23.212313   data required time
---------------------------------------------------------------------------------------------
                                             23.212313   data required time
                                            -15.806505   data arrival time
---------------------------------------------------------------------------------------------
                                              7.405807   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009749    1.520916    1.594730   15.590846 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      1.520916    0.000000   15.590846 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.411504    0.211472   15.802319 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.411504    0.000000   15.802319 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.802319   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537475   23.212526   library setup time
                                             23.212526   data required time
---------------------------------------------------------------------------------------------
                                             23.212526   data required time
                                            -15.802319   data arrival time
---------------------------------------------------------------------------------------------
                                              7.410208   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009749    1.520916    1.594730   15.590846 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      1.520916    0.000000   15.590846 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.411504    0.211472   15.802319 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.411504    0.000000   15.802319 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.802319   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537475   23.212526   library setup time
                                             23.212526   data required time
---------------------------------------------------------------------------------------------
                                             23.212526   data required time
                                            -15.802319   data arrival time
---------------------------------------------------------------------------------------------
                                              7.410208   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      1.229146    0.000000   15.649885 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      1.229146    0.000000   15.649885 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      1.229146    0.000000   15.649885 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      1.229146    0.000000   15.649885 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      1.229146    0.000000   15.649885 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      1.229146    0.000000   15.649885 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      1.229146    0.000000   15.649885 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      1.229146    0.000000   15.649885 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      1.229146    0.000000   15.649885 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      1.229146    0.000000   15.649885 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      1.229146    0.000000   15.649885 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    1.229146    1.653769   15.649885 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      1.229146    0.000000   15.649885 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.649885   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554359   23.195642   library setup time
                                             23.195642   data required time
---------------------------------------------------------------------------------------------
                                             23.195642   data required time
                                            -15.649885   data arrival time
---------------------------------------------------------------------------------------------
                                              7.545756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002378    2.041491    1.594245   15.590362 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      2.041491    0.000000   15.590362 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.590362   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.554523   23.195477   library setup time
                                             23.195477   data required time
---------------------------------------------------------------------------------------------
                                             23.195477   data required time
                                            -15.590362   data arrival time
---------------------------------------------------------------------------------------------
                                              7.605115   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.274800    7.632008    5.921523   13.996117 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      7.632008    0.000000   13.996117 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006688    1.785039    1.572538   15.568654 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.785039    0.000000   15.568654 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.568654   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.562261   23.187738   library setup time
                                             23.187738   data required time
---------------------------------------------------------------------------------------------
                                             23.187738   data required time
                                            -15.568654   data arrival time
---------------------------------------------------------------------------------------------
                                              7.619084   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.007607    0.722899    0.499144   10.588593 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.722899    0.000000   10.588593 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.014187    1.791334    1.050050   11.638642 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0773_ (net)
                      1.791334    0.000000   11.638642 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002791    0.621010    0.364036   12.002678 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.621010    0.000000   12.002678 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.014997    0.369650    0.739041   12.741719 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.369650    0.000000   12.741719 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.011497    1.581837    0.904321   13.646040 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0799_ (net)
                      1.581837    0.000000   13.646040 ^ _1422_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004067    1.291129    0.366549   14.012589 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      1.291129    0.000000   14.012589 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.615051    0.591178   14.603766 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.615051    0.000000   14.603766 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.603766   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.522320   23.227680   library setup time
                                             23.227680   data required time
---------------------------------------------------------------------------------------------
                                             23.227680   data required time
                                            -14.603766   data arrival time
---------------------------------------------------------------------------------------------
                                              8.623914   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019924    0.869016    0.632917   10.722365 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.869016    0.000000   10.722365 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014464    1.066677    0.849838   11.572203 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      1.066677    0.000000   11.572203 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004611    0.471519    0.225787   11.797991 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.471519    0.000000   11.797991 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007736    0.428667    0.391561   12.189551 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.428667    0.000000   12.189551 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.002791    0.511981    0.690385   12.879935 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.511981    0.000000   12.879935 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.513620   13.393556 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.315872    0.000000   13.393556 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.393556   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                            -13.393556   data arrival time
---------------------------------------------------------------------------------------------
                                              9.875515   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.007607    0.722899    0.499144   10.588593 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.722899    0.000000   10.588593 v _1374_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.007628    0.257641    0.642764   11.231357 v _1374_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0762_ (net)
                      0.257641    0.000000   11.231357 v _1375_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.009222    0.379778    0.837509   12.068866 v _1375_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0763_ (net)
                      0.379778    0.000000   12.068866 v _1376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004067    0.754005    0.296471   12.365336 ^ _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.754005    0.000000   12.365336 ^ _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.446623    0.362242   12.727578 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.446623    0.000000   12.727578 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.727578   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.548235   23.201765   library setup time
                                             23.201765   data required time
---------------------------------------------------------------------------------------------
                                             23.201765   data required time
                                            -12.727578   data arrival time
---------------------------------------------------------------------------------------------
                                             10.474186   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019924    0.869016    0.632917   10.722365 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.869016    0.000000   10.722365 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014464    1.066677    0.849838   11.572203 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      1.066677    0.000000   11.572203 ^ _1357_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.331504   11.903707 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      1.196108    0.000000   11.903707 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985   12.480692 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.599039    0.000000   12.480692 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.480692   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                            -12.480692   data arrival time
---------------------------------------------------------------------------------------------
                                             10.748042   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    1.462501    0.941196   10.089449 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      1.462501    0.000000   10.089449 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019924    0.869016    0.632917   10.722365 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.869016    0.000000   10.722365 v _1347_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009853    0.877652    0.674701   11.397067 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0738_ (net)
                      0.877652    0.000000   11.397067 ^ _1348_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.316678   11.713745 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      1.196108    0.000000   11.713745 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985   12.290730 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.599039    0.000000   12.290730 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.290730   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                            -12.290730   data arrival time
---------------------------------------------------------------------------------------------
                                             10.938004   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    0.649902    0.405810    8.609390 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.649902    0.000000    8.609390 v _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    1.150224    0.835804    9.445194 ^ _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      1.150224    0.000000    9.445194 ^ _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.010120    0.644881    0.482395    9.927588 v _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.644881    0.000000    9.927588 v _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019924    1.349102    0.943166   10.870755 ^ _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      1.349102    0.000000   10.870755 ^ _1343_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.339823   11.210579 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      1.196108    0.000000   11.210579 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985   11.787563 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.599039    0.000000   11.787563 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.787563   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                            -11.787563   data arrival time
---------------------------------------------------------------------------------------------
                                             11.441170   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.018704    1.371833    0.978310   10.126563 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0707_ (net)
                      1.371833    0.000000   10.126563 ^ _1325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.009217    0.786464    0.468571   10.595134 v _1325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0719_ (net)
                      0.786464    0.000000   10.595134 v _1328_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004611    0.582402    0.479842   11.074976 ^ _1328_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0722_ (net)
                      0.582402    0.000000   11.074976 ^ _1330_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004329    1.043774    0.213856   11.288832 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      1.043774    0.000000   11.288832 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.472147    0.426043   11.714874 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.472147    0.000000   11.714874 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.714874   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505096   23.244904   library setup time
                                             23.244904   data required time
---------------------------------------------------------------------------------------------
                                             23.244904   data required time
                                            -11.714874   data arrival time
---------------------------------------------------------------------------------------------
                                             11.530028   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.088953    0.654831    3.356542 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.088953    0.000000    3.356542 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    1.101900    0.863833    4.220375 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      1.101900    0.000000    4.220375 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    0.695756    0.432160    4.652534 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.695756    0.000000    4.652534 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    1.311467    0.919037    5.571572 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      1.311467    0.000000    5.571572 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    0.947418    0.588579    6.160151 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.947418    0.000000    6.160151 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    1.442658    1.086250    7.246401 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.442658    0.000000    7.246401 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.649450    0.421828    7.668229 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.649450    0.000000    7.668229 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    1.157168    0.829059    8.497288 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      1.157168    0.000000    8.497288 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    0.949919    0.650966    9.148253 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.949919    0.000000    9.148253 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.018704    1.371833    0.978310   10.126563 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0707_ (net)
                      1.371833    0.000000   10.126563 ^ _1313_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.340493   10.467056 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      1.196108    0.000000   10.467056 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985   11.044041 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.599039    0.000000   11.044041 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.044041   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                            -11.044041   data arrival time
---------------------------------------------------------------------------------------------
                                             12.184692   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    0.649902    0.405810    8.609390 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.649902    0.000000    8.609390 v _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014702    1.150224    0.835804    9.445194 ^ _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      1.150224    0.000000    9.445194 ^ _1294_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014464    0.655523    0.487479    9.932673 v _1294_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0692_ (net)
                      0.655523    0.000000    9.932673 v _1296_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.455961   10.388635 ^ _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      1.062859    0.000000   10.388635 ^ _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337   10.790971 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.530529    0.000000   10.790971 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.790971   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                            -10.790971   data arrival time
---------------------------------------------------------------------------------------------
                                             12.385086   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    0.649902    0.405810    8.609390 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.649902    0.000000    8.609390 v _1280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009222    0.781115    0.626462    9.235851 ^ _1280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0680_ (net)
                      0.781115    0.000000    9.235851 ^ _1285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009853    0.449778    0.320483    9.556334 v _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.449778    0.000000    9.556334 v _1286_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.419051    9.975386 ^ _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      1.062859    0.000000    9.975386 ^ _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337   10.377723 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.530529    0.000000   10.377723 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.377723   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                            -10.377723   data arrival time
---------------------------------------------------------------------------------------------
                                             12.798334   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014988    0.564130    0.399891    8.603471 v _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.564130    0.000000    8.603471 v _1248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009588    0.579784    0.416795    9.020267 ^ _1248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0652_ (net)
                      0.579784    0.000000    9.020267 ^ _1261_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014464    0.720347    0.426810    9.447076 v _1261_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0663_ (net)
                      0.720347    0.000000    9.447076 v _1263_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.467728    9.914804 ^ _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      1.062859    0.000000    9.914804 ^ _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337   10.317142 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.530529    0.000000   10.317142 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.317142   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                            -10.317142   data arrival time
---------------------------------------------------------------------------------------------
                                             12.858916   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014988    0.564130    0.399891    8.603471 v _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.564130    0.000000    8.603471 v _1248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009588    0.579784    0.416795    9.020267 ^ _1248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0652_ (net)
                      0.579784    0.000000    9.020267 ^ _1253_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009853    0.423057    0.311188    9.331454 v _1253_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0656_ (net)
                      0.423057    0.000000    9.331454 v _1254_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.414308    9.745762 ^ _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      1.062859    0.000000    9.745762 ^ _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337   10.148099 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.530529    0.000000   10.148099 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.148099   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                            -10.148099   data arrival time
---------------------------------------------------------------------------------------------
                                             13.027959   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014711    0.649902    0.405810    8.609390 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.649902    0.000000    8.609390 v _1280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009222    0.781115    0.626462    9.235851 ^ _1280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0680_ (net)
                      0.781115    0.000000    9.235851 ^ _1281_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004067    1.029969    0.211024    9.446876 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      1.029969    0.000000    9.446876 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.571884    0.551865    9.998741 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.571884    0.000000    9.998741 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.998741   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.519481   23.230518   library setup time
                                             23.230518   data required time
---------------------------------------------------------------------------------------------
                                             23.230518   data required time
                                             -9.998741   data arrival time
---------------------------------------------------------------------------------------------
                                             13.231778   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.731811    0.757752    9.501879 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.731811    0.000000    9.501879 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.501879   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.529998   23.220003   library setup time
                                             23.220003   data required time
---------------------------------------------------------------------------------------------
                                             23.220003   data required time
                                             -9.501879   data arrival time
---------------------------------------------------------------------------------------------
                                             13.718124   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.731811    0.757752    9.501879 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.731811    0.000000    9.501879 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.501879   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.529998   23.220003   library setup time
                                             23.220003   data required time
---------------------------------------------------------------------------------------------
                                             23.220003   data required time
                                             -9.501879   data arrival time
---------------------------------------------------------------------------------------------
                                             13.718124   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002378    0.731811    0.757752    9.501879 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.731811    0.000000    9.501879 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.501879   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.529998   23.220003   library setup time
                                             23.220003   data required time
---------------------------------------------------------------------------------------------
                                             23.220003   data required time
                                             -9.501879   data arrival time
---------------------------------------------------------------------------------------------
                                             13.718124   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014988    0.564130    0.399891    8.603471 v _1245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0649_ (net)
                      0.564130    0.000000    8.603471 v _1249_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.062859    0.446938    9.050409 ^ _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      1.062859    0.000000    9.050409 ^ _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.530529    0.402337    9.452746 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.530529    0.000000    9.452746 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.452746   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.573943   23.176058   library setup time
                                             23.176058   data required time
---------------------------------------------------------------------------------------------
                                             23.176058   data required time
                                             -9.452746   data arrival time
---------------------------------------------------------------------------------------------
                                             13.723310   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2004_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004983    1.141488    1.284513    8.853929 ^ _2004_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0348_ (net)
                      1.141488    0.000000    8.853929 ^ _2005_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004310    1.202831    0.339808    9.193737 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      1.202831    0.000000    9.193737 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002378    0.352493    0.319156    9.512893 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.352493    0.000000    9.512893 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.512893   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.486592   23.263409   library setup time
                                             23.263409   data required time
---------------------------------------------------------------------------------------------
                                             23.263409   data required time
                                             -9.512893   data arrival time
---------------------------------------------------------------------------------------------
                                             13.750515   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.678963    0.647828    9.391955 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.678963    0.000000    9.391955 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.391955   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.526523   23.223476   library setup time
                                             23.223476   data required time
---------------------------------------------------------------------------------------------
                                             23.223476   data required time
                                             -9.391955   data arrival time
---------------------------------------------------------------------------------------------
                                             13.831522   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.550132    0.614352    9.358479 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.550132    0.000000    9.358479 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.358479   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.517156   23.232843   library setup time
                                             23.232843   data required time
---------------------------------------------------------------------------------------------
                                             23.232843   data required time
                                             -9.358479   data arrival time
---------------------------------------------------------------------------------------------
                                             13.874365   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026143    1.670406    0.669533    8.744126 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.670406    0.000000    8.744126 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.550132    0.614352    9.358479 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.550132    0.000000    9.358479 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.358479   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.517156   23.232843   library setup time
                                             23.232843   data required time
---------------------------------------------------------------------------------------------
                                             23.232843   data required time
                                             -9.358479   data arrival time
---------------------------------------------------------------------------------------------
                                             13.874365   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008134    1.239285    0.355548    8.430141 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      1.239285    0.000000    8.430141 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.606315    0.583435    9.013576 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.606315    0.000000    9.013576 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.013576   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521745   23.228254   library setup time
                                             23.228254   data required time
---------------------------------------------------------------------------------------------
                                             23.228254   data required time
                                             -9.013576   data arrival time
---------------------------------------------------------------------------------------------
                                             14.214678   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008134    1.239285    0.355548    8.430141 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      1.239285    0.000000    8.430141 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.606315    0.583435    9.013576 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.606315    0.000000    9.013576 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.013576   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521745   23.228254   library setup time
                                             23.228254   data required time
---------------------------------------------------------------------------------------------
                                             23.228254   data required time
                                             -9.013576   data arrival time
---------------------------------------------------------------------------------------------
                                             14.214678   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004329    1.219950    0.388832    8.463426 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      1.219950    0.000000    8.463426 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.502452    0.452703    8.916128 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.502452    0.000000    8.916128 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.916128   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.509782   23.240217   library setup time
                                             23.240217   data required time
---------------------------------------------------------------------------------------------
                                             23.240217   data required time
                                             -8.916128   data arrival time
---------------------------------------------------------------------------------------------
                                             14.324089   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014836    1.306581    1.100457    3.802168 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      1.306581    0.000000    3.802168 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014723    0.766866    0.570754    4.372921 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.766866    0.000000    4.372921 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014836    1.168406    0.870505    5.243426 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      1.168406    0.000000    5.243426 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019126    0.833019    0.641688    5.885114 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.833019    0.000000    5.885114 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008869    1.524458    1.198705    7.083818 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      1.524458    0.000000    7.083818 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008940    0.792604    0.520932    7.604751 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.792604    0.000000    7.604751 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014092    0.653162    0.598829    8.203580 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.653162    0.000000    8.203580 ^ _1243_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004329    1.043774    0.214706    8.418286 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      1.043774    0.000000    8.418286 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.472147    0.426043    8.844330 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.472147    0.000000    8.844330 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.844330   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505096   23.244904   library setup time
                                             23.244904   data required time
---------------------------------------------------------------------------------------------
                                             23.244904   data required time
                                             -8.844330   data arrival time
---------------------------------------------------------------------------------------------
                                             14.400574   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      1.196108    0.000000    8.246572 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.599039    0.000000    8.823557 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      1.196108    0.000000    8.246572 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.599039    0.000000    8.823557 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      1.196108    0.000000    8.246572 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.599039    0.000000    8.823557 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      1.196108    0.000000    8.246572 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.599039    0.000000    8.823557 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      1.196108    0.000000    8.246572 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.599039    0.000000    8.823557 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      1.196108    0.000000    8.246572 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.599039    0.000000    8.823557 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.196108    0.171979    8.246572 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      1.196108    0.000000    8.246572 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.599039    0.576985    8.823557 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.599039    0.000000    8.823557 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.823557   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.521267   23.228733   library setup time
                                             23.228733   data required time
---------------------------------------------------------------------------------------------
                                             23.228733   data required time
                                             -8.823557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.405176   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.315872    0.000000    8.859525 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.315872    0.000000    8.859525 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.315872    0.000000    8.859525 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.315872    0.000000    8.859525 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.315872    0.784931    8.859525 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.315872    0.000000    8.859525 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.859525   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.480928   23.269072   library setup time
                                             23.269072   data required time
---------------------------------------------------------------------------------------------
                                             23.269072   data required time
                                             -8.859525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.409546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004329    1.203357    0.182018    8.256612 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      1.203357    0.000000    8.256612 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002378    0.499575    0.450212    8.706824 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.499575    0.000000    8.706824 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.706824   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.509337   23.240664   library setup time
                                             23.240664   data required time
---------------------------------------------------------------------------------------------
                                             23.240664   data required time
                                             -8.706824   data arrival time
---------------------------------------------------------------------------------------------
                                             14.533839   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.269273    0.614597    8.689191 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.269273    0.000000    8.689191 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.689191   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.493896   23.256104   library setup time
                                             23.256104   data required time
---------------------------------------------------------------------------------------------
                                             23.256104   data required time
                                             -8.689191   data arrival time
---------------------------------------------------------------------------------------------
                                             14.566913   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.209928    5.969694    3.274594    8.074594 ^ rst_n (in)
                                                         rst_n (net)
                      5.969694    0.000000    8.074594 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002378    0.269273    0.614597    8.689191 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.269273    0.000000    8.689191 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.689191   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.493896   23.256104   library setup time
                                             23.256104   data required time
---------------------------------------------------------------------------------------------
                                             23.256104   data required time
                                             -8.689191   data arrival time
---------------------------------------------------------------------------------------------
                                             14.566913   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.188318    5.365459    4.228465    4.228465 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      5.365459    0.000000    4.228465 ^ pll_out (out)
                                              4.228465   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.228465   data arrival time
---------------------------------------------------------------------------------------------
                                             14.721535   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.209928    3.476363    2.028876    6.828876 v rst_n (in)
                                                         rst_n (net)
                      3.476363    0.000000    6.828876 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.828876   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -1.602852   22.147148   library setup time
                                             22.147148   data required time
---------------------------------------------------------------------------------------------
                                             22.147148   data required time
                                             -6.828876   data arrival time
---------------------------------------------------------------------------------------------
                                             15.318272   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.022214    0.722389    1.648671    1.648671 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.722389    0.000000    1.648671 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    2.141572    1.524716    3.173387 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      2.141572    0.000000    3.173387 ^ debug_dco_word[0] (out)
                                              3.173387   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.173387   data arrival time
---------------------------------------------------------------------------------------------
                                             15.776612   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.099379    2.875185    2.845462    2.845462 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      2.875185    0.000000    2.845462 ^ debug_dco_word[18] (out)
                                              2.845462   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.845462   data arrival time
---------------------------------------------------------------------------------------------
                                             16.104538   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    2.756630    2.779377    2.779377 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      2.756630    0.000000    2.779377 ^ debug_dco_word[13] (out)
                                              2.779377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.779377   data arrival time
---------------------------------------------------------------------------------------------
                                             16.170622   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    2.756630    2.779377    2.779377 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      2.756630    0.000000    2.779377 ^ debug_dco_word[17] (out)
                                              2.779377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.779377   data arrival time
---------------------------------------------------------------------------------------------
                                             16.170622   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095123    2.756630    2.779377    2.779377 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      2.756630    0.000000    2.779377 ^ debug_dco_word[21] (out)
                                              2.779377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.779377   data arrival time
---------------------------------------------------------------------------------------------
                                             16.170622   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.095053    2.754665    2.778291    2.778291 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      2.754665    0.000000    2.778291 ^ debug_dco_word[8] (out)
                                              2.778291   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.778291   data arrival time
---------------------------------------------------------------------------------------------
                                             16.171707   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094758    2.746387    2.773712    2.773712 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      2.746387    0.000000    2.773712 ^ debug_dco_word[11] (out)
                                              2.773712   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.773712   data arrival time
---------------------------------------------------------------------------------------------
                                             16.176287   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094552    2.740606    2.770515    2.770515 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      2.740606    0.000000    2.770515 ^ debug_dco_word[9] (out)
                                              2.770515   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.770515   data arrival time
---------------------------------------------------------------------------------------------
                                             16.179485   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    2.738277    2.769227    2.769227 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      2.738277    0.000000    2.769227 ^ debug_dco_word[14] (out)
                                              2.769227   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.769227   data arrival time
---------------------------------------------------------------------------------------------
                                             16.180773   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    2.738277    2.769227    2.769227 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      2.738277    0.000000    2.769227 ^ debug_dco_word[26] (out)
                                              2.769227   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.769227   data arrival time
---------------------------------------------------------------------------------------------
                                             16.180773   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094469    2.738277    2.769227    2.769227 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      2.738277    0.000000    2.769227 ^ debug_dco_word[6] (out)
                                              2.769227   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.769227   data arrival time
---------------------------------------------------------------------------------------------
                                             16.180773   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094380    2.735780    2.767845    2.767845 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      2.735780    0.000000    2.767845 ^ debug_dco_word[22] (out)
                                              2.767845   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.767845   data arrival time
---------------------------------------------------------------------------------------------
                                             16.182156   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092415    2.680637    2.737347    2.737347 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      2.680637    0.000000    2.737347 ^ debug_dco_word[5] (out)
                                              2.737347   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.737347   data arrival time
---------------------------------------------------------------------------------------------
                                             16.212652   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092166    2.673649    2.733482    2.733482 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      2.673649    0.000000    2.733482 ^ debug_dco_word[29] (out)
                                              2.733482   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.733482   data arrival time
---------------------------------------------------------------------------------------------
                                             16.216516   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.092068    2.670899    2.731961    2.731961 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      2.670899    0.000000    2.731961 ^ debug_dco_word[19] (out)
                                              2.731961   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.731961   data arrival time
---------------------------------------------------------------------------------------------
                                             16.218039   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090310    2.621565    2.704675    2.704675 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      2.621565    0.000000    2.704675 ^ debug_dco_word[7] (out)
                                              2.704675   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.704675   data arrival time
---------------------------------------------------------------------------------------------
                                             16.245323   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    2.617917    2.702657    2.702657 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      2.617917    0.000000    2.702657 ^ debug_dco_word[10] (out)
                                              2.702657   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.702657   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247341   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    2.617917    2.702657    2.702657 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      2.617917    0.000000    2.702657 ^ debug_dco_word[20] (out)
                                              2.702657   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.702657   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247341   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090180    2.617917    2.702657    2.702657 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      2.617917    0.000000    2.702657 ^ debug_dco_word[3] (out)
                                              2.702657   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.702657   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247341   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090140    2.616795    2.702037    2.702037 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      2.616795    0.000000    2.702037 ^ debug_dco_word[28] (out)
                                              2.702037   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.702037   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247963   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090119    2.616205    2.701711    2.701711 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      2.616205    0.000000    2.701711 ^ debug_dco_word[1] (out)
                                              2.701711   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.701711   data arrival time
---------------------------------------------------------------------------------------------
                                             16.248289   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.090082    2.615167    2.701136    2.701136 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      2.615167    0.000000    2.701136 ^ debug_dco_word[12] (out)
                                              2.701136   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.701136   data arrival time
---------------------------------------------------------------------------------------------
                                             16.248863   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089701    2.604475    2.695223    2.695223 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      2.604475    0.000000    2.695223 ^ debug_dco_word[15] (out)
                                              2.695223   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.695223   data arrival time
---------------------------------------------------------------------------------------------
                                             16.254778   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089527    2.599593    2.692522    2.692522 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      2.599593    0.000000    2.692522 ^ debug_dco_word[16] (out)
                                              2.692522   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.692522   data arrival time
---------------------------------------------------------------------------------------------
                                             16.257477   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089527    2.599593    2.692522    2.692522 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      2.599593    0.000000    2.692522 ^ debug_dco_word[24] (out)
                                              2.692522   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.692522   data arrival time
---------------------------------------------------------------------------------------------
                                             16.257477   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088360    2.566844    2.674409    2.674409 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      2.566844    0.000000    2.674409 ^ debug_dco_word[30] (out)
                                              2.674409   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.674409   data arrival time
---------------------------------------------------------------------------------------------
                                             16.275589   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088320    2.565721    2.673789    2.673789 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      2.565721    0.000000    2.673789 ^ debug_dco_word[2] (out)
                                              2.673789   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.673789   data arrival time
---------------------------------------------------------------------------------------------
                                             16.276211   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088320    2.565721    2.673789    2.673789 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      2.565721    0.000000    2.673789 ^ debug_dco_word[4] (out)
                                              2.673789   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.673789   data arrival time
---------------------------------------------------------------------------------------------
                                             16.276211   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086773    2.522309    2.649778    2.649778 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      2.522309    0.000000    2.649778 ^ debug_dco_word[27] (out)
                                              2.649778   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.649778   data arrival time
---------------------------------------------------------------------------------------------
                                             16.300222   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.085529    2.487399    2.630470    2.630470 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      2.487399    0.000000    2.630470 ^ debug_dco_word[31] (out)
                                              2.630470   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.630470   data arrival time
---------------------------------------------------------------------------------------------
                                             16.319529   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085372    2.482993    2.628033    2.628033 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      2.482993    0.000000    2.628033 ^ debug_dco_word[23] (out)
                                              2.628033   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.628033   data arrival time
---------------------------------------------------------------------------------------------
                                             16.321966   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085202    2.478223    2.625394    2.625394 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      2.478223    0.000000    2.625394 ^ debug_dco_word[25] (out)
                                              2.625394   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.625394   data arrival time
---------------------------------------------------------------------------------------------
                                             16.324604   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077220    2.254228    2.501506    2.501506 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      2.254228    0.000000    2.501506 ^ lock_detect (out)
                                              2.501506   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.501506   data arrival time
---------------------------------------------------------------------------------------------
                                             16.448492   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.012719    1.012564    0.676678   22.149361 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0487_ (net)
                      1.012564    0.000000   22.149361 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012563    0.987197    0.784405   22.933765 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.987197    0.000000   22.933765 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009110    1.564394    0.436327   23.370092 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      1.564394    0.000000   23.370092 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009099    0.965768    0.952836   24.322927 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.965768    0.000000   24.322927 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007639    1.191772    0.497588   24.820517 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      1.191772    0.000000   24.820517 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004825    0.498930    1.060855   25.881371 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.498930    0.000000   25.881371 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    1.552146    0.574492   26.455862 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      1.552146    0.000000   26.455862 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.410291    0.160696   26.616558 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.410291    0.000000   26.616558 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             26.616558   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537103   23.212896   library setup time
                                             23.212896   data required time
---------------------------------------------------------------------------------------------
                                             23.212896   data required time
                                            -26.616558   data arrival time
---------------------------------------------------------------------------------------------
                                             -3.403661   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    45    0.247517    7.011610    5.149012    5.149012 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      7.011610    0.000000    5.149012 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    13    0.068889    3.242209    2.420403    7.569416 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      3.242209    0.000000    7.569416 v _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
    24    0.133931   11.119191    6.952578   14.521993 ^ _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                     11.119191    0.000000   14.521993 ^ _2042_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     3    0.012425    2.442355    0.534964   15.056957 v _2042_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0378_ (net)
                      2.442355    0.000000   15.056957 v _2058_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.009708    0.637391    2.238519   17.295475 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.637391    0.000000   17.295475 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     3    0.012319    1.807476    1.120453   18.415930 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0407_ (net)
                      1.807476    0.000000   18.415930 ^ _2106_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009809    0.674533    0.425446   18.841375 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0433_ (net)
                      0.674533    0.000000   18.841375 v _2136_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     2    0.009160    1.473319    1.000023   19.841398 ^ _2136_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                                         _0459_ (net)
                      1.473319    0.000000   19.841398 ^ _2137_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018315    0.886917    0.659739   20.501137 v _2137_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0460_ (net)
                      0.886917    0.000000   20.501137 v _2167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     2    0.008717    1.594101    0.971545   21.472683 ^ _2167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                                         _0486_ (net)
                      1.594101    0.000000   21.472683 ^ _2168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.012719    1.012564    0.676678   22.149361 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0487_ (net)
                      1.012564    0.000000   22.149361 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012563    0.987197    0.784405   22.933765 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.987197    0.000000   22.933765 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009110    1.564394    0.436327   23.370092 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      1.564394    0.000000   23.370092 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009099    0.965768    0.952836   24.322927 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.965768    0.000000   24.322927 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007639    1.191772    0.497588   24.820517 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      1.191772    0.000000   24.820517 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004825    0.498930    1.060855   25.881371 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.498930    0.000000   25.881371 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004611    1.552146    0.574492   26.455862 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      1.552146    0.000000   26.455862 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002378    0.410291    0.160696   26.616558 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.410291    0.000000   26.616558 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             26.616558   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.537103   23.212896   library setup time
                                             23.212896   data required time
---------------------------------------------------------------------------------------------
                                             23.212896   data required time
                                            -26.616558   data arrival time
---------------------------------------------------------------------------------------------
                                             -3.403661   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_1805_/ZN                               3.000000   14.405229  -11.405229 (VIOLATED)
_1806_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1817_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1825_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1833_/C1                               3.000000   14.405229  -11.405229 (VIOLATED)
_1840_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1850_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1857_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1870_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1879_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1887_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1893_/B1                               3.000000   14.405229  -11.405229 (VIOLATED)
_1904_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1910_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1922_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1930_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1944_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1950_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1961_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1969_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1978_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1985_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_1993_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2000_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2032_/S                                3.000000   14.405229  -11.405229 (VIOLATED)
_2039_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2044_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2051_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2056_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2067_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2073_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2081_/B2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2088_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2096_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2101_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2112_/B2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2119_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2126_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2130_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2140_/C                                3.000000   14.405229  -11.405229 (VIOLATED)
_2141_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2146_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2157_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2162_/B2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2170_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2177_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2183_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2188_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2199_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2205_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2213_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2219_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2229_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2238_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2245_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2249_/A2                               3.000000   14.405229  -11.405229 (VIOLATED)
_2034_/ZN                               3.000000   11.119191   -8.119191 (VIOLATED)
_2038_/A3                               3.000000   11.119191   -8.119191 (VIOLATED)
_2042_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2043_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2046_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2047_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2059_/B                                3.000000   11.119191   -8.119191 (VIOLATED)
_2061_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2069_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2070_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2072_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2077_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2078_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2083_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2084_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2085_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2086_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2090_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2091_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2098_/A3                               3.000000   11.119191   -8.119191 (VIOLATED)
_2103_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2104_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2108_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2114_/A2                               3.000000   11.119191   -8.119191 (VIOLATED)
_2135_/B1                               3.000000   11.119191   -8.119191 (VIOLATED)
_1149_/ZN                               3.000000    7.760465   -4.760465 (VIOLATED)
_1197_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1198_/B                                3.000000    7.760465   -4.760465 (VIOLATED)
_1202_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1203_/B                                3.000000    7.760465   -4.760465 (VIOLATED)
_1230_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1269_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1304_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1319_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1336_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1383_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1392_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1399_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1407_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1412_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1418_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1754_/B                                3.000000    7.760465   -4.760465 (VIOLATED)
_1755_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1756_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1757_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1758_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1759_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1762_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1763_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1764_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1767_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1770_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1776_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1805_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1807_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1818_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1824_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1833_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1839_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1851_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1856_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1871_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1878_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1888_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1893_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1903_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1911_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1923_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1929_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1951_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1962_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1968_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1979_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1986_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1994_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1999_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_2003_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_2023_/C                                3.000000    7.760465   -4.760465 (VIOLATED)
_2081_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_2112_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_2139_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_2140_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_2162_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_2251_/A1                               3.000000    7.760465   -4.760465 (VIOLATED)
_1146_/I                                3.000000    7.011610   -4.011610 (VIOLATED)
_1810_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1812_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1813_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1827_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1836_/I0                               3.000000    7.011610   -4.011610 (VIOLATED)
_1845_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1847_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1854_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1863_/B                                3.000000    7.011610   -4.011610 (VIOLATED)
_1866_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1867_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1874_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1881_/B                                3.000000    7.011610   -4.011610 (VIOLATED)
_1883_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1884_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1891_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1895_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1896_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1898_/B                                3.000000    7.011610   -4.011610 (VIOLATED)
_1907_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1913_/B                                3.000000    7.011610   -4.011610 (VIOLATED)
_1916_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1917_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1925_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1932_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1933_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1938_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1946_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1947_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1955_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1956_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1965_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1966_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1971_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1982_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1989_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1990_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1991_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_1998_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_2010_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_2013_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_2035_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_2150_/B                                3.000000    7.011610   -4.011610 (VIOLATED)
_2240_/A1                               3.000000    7.011610   -4.011610 (VIOLATED)
_2370_/Q                                3.000000    7.011610   -4.011610 (VIOLATED)
_2149_/ZN                               3.000000    6.221551   -3.221551 (VIOLATED)
_2151_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2160_/A3                               3.000000    6.221551   -3.221551 (VIOLATED)
_2164_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2173_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2174_/A3                               3.000000    6.221551   -3.221551 (VIOLATED)
_2175_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2185_/A3                               3.000000    6.221551   -3.221551 (VIOLATED)
_2186_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2187_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2192_/B                                3.000000    6.221551   -3.221551 (VIOLATED)
_2195_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2197_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2201_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2202_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2203_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2207_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2208_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2215_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
_2216_/A3                               3.000000    6.221551   -3.221551 (VIOLATED)
_2224_/A2                               3.000000    6.221551   -3.221551 (VIOLATED)
rst_n                                   3.000000    5.969694   -2.969694 (VIOLATED)
_1149_/I                                3.000000    5.969694   -2.969694 (VIOLATED)
_1206_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1210_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1215_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1220_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1225_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1236_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1243_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1249_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1254_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1263_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1281_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1286_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1296_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1313_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1330_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1343_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1348_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1357_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1364_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1376_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1422_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_1760_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1765_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1768_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1771_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1773_/S                                3.000000    5.969694   -2.969694 (VIOLATED)
_1774_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1775_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1777_/S                                3.000000    5.969694   -2.969694 (VIOLATED)
_1778_/A2                               3.000000    5.969694   -2.969694 (VIOLATED)
_1796_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1797_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1798_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1802_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1803_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_1943_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_2005_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_2014_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_2018_/B                                3.000000    5.969694   -2.969694 (VIOLATED)
_2025_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_2027_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_2030_/A2                               3.000000    5.969694   -2.969694 (VIOLATED)
_2267_/A1                               3.000000    5.969694   -2.969694 (VIOLATED)
_2368_/D                                3.000000    5.969694   -2.969694 (VIOLATED)
pll_out                                 3.000000    5.365459   -2.365459 (VIOLATED)
_1421_/A1                               3.000000    5.365459   -2.365459 (VIOLATED)
_2318_/Q                                3.000000    5.365459   -2.365459 (VIOLATED)
_2319_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2407_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2408_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2409_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2410_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2411_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2412_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2413_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2414_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2415_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2416_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2417_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2418_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2419_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2420_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2421_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2422_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2423_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2424_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2425_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2426_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2427_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2428_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2429_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2430_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2431_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2432_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2433_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2434_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2435_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2436_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2437_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_2438_/CLK                              3.000000    5.365459   -2.365459 (VIOLATED)
_1803_/ZN                               3.000000    4.194671   -1.194671 (VIOLATED)
_1858_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_1880_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_1894_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_1931_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_1942_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_1980_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_1987_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2001_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2040_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2045_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2082_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2089_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2113_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2120_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2127_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2147_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2158_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2163_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2171_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2178_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2206_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2220_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2239_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2246_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_2250_/A1                               3.000000    4.194671   -1.194671 (VIOLATED)
_1833_/ZN                               3.000000    3.966202   -0.966203 (VIOLATED)
_1834_/I                                3.000000    3.966202   -0.966203 (VIOLATED)
_2251_/Z                                3.000000    3.892386   -0.892386 (VIOLATED)
_2252_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2253_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2254_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2255_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2256_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2257_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2258_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2259_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2260_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2261_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2262_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2263_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2264_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2265_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2266_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2268_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2269_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2270_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2271_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2272_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2273_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2274_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2275_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2276_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2277_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2278_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2279_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2280_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2281_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2282_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_2283_/A2                               3.000000    3.892386   -0.892386 (VIOLATED)
_1802_/Z                                3.000000    3.767203   -0.767203 (VIOLATED)
_1804_/A2                               3.000000    3.767203   -0.767203 (VIOLATED)
_1816_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1825_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_1833_/B1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1840_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_1849_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1871_/B1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1886_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1904_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_1909_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1921_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1949_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1960_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1969_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_1992_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_2050_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_2056_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_2066_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_2073_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_2095_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_2101_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_2130_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_2182_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_2188_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_2199_/B2                               3.000000    3.767203   -0.767203 (VIOLATED)
_2212_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_2228_/A1                               3.000000    3.767203   -0.767203 (VIOLATED)
_1809_/ZN                               3.000000    3.379706   -0.379706 (VIOLATED)
_1815_/A3                               3.000000    3.379706   -0.379706 (VIOLATED)
_1821_/A2                               3.000000    3.379706   -0.379706 (VIOLATED)
_1822_/A2                               3.000000    3.379706   -0.379706 (VIOLATED)
_1830_/A2                               3.000000    3.379706   -0.379706 (VIOLATED)
_1843_/A2                               3.000000    3.379706   -0.379706 (VIOLATED)
_2121_/A1                               3.000000    3.379706   -0.379706 (VIOLATED)
_2132_/A1                               3.000000    3.379706   -0.379706 (VIOLATED)
_2133_/A1                               3.000000    3.379706   -0.379706 (VIOLATED)
_2135_/A1                               3.000000    3.379706   -0.379706 (VIOLATED)
_2154_/A1                               3.000000    3.379706   -0.379706 (VIOLATED)
_2140_/ZN                               3.000000    3.315358   -0.315358 (VIOLATED)
_2141_/B                                3.000000    3.315358   -0.315358 (VIOLATED)
_1146_/ZN                               3.000000    3.242209   -0.242209 (VIOLATED)
_1809_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_1811_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_1814_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_1828_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_1972_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_1983_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_2004_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_2034_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_2036_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_2037_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_2149_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_2166_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_2241_/A1                               3.000000    3.242209   -0.242209 (VIOLATED)
_1893_/ZN                               3.000000    3.023816   -0.023816 (VIOLATED)
_1894_/B                                3.000000    3.023816   -0.023816 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_1149_/ZN                                 4     58    -54 (VIOLATED)
_1805_/ZN                                 4     55    -51 (VIOLATED)
rst_n                                     4     45    -41 (VIOLATED)
_2370_/Q                                  4     45    -41 (VIOLATED)
_2318_/Q                                  4     34    -30 (VIOLATED)
_2251_/Z                                  4     31    -27 (VIOLATED)
_1802_/Z                                  4     27    -23 (VIOLATED)
_1803_/ZN                                 4     25    -21 (VIOLATED)
_2034_/ZN                                 4     24    -20 (VIOLATED)
_2149_/ZN                                 4     20    -16 (VIOLATED)
_1146_/ZN                                 4     13     -9 (VIOLATED)
_2286_/Q                                  4     12     -8 (VIOLATED)
_1183_/ZN                                 4     10     -6 (VIOLATED)
_1809_/ZN                                 4     10     -6 (VIOLATED)
_2419_/Q                                  4     10     -6 (VIOLATED)
_2407_/Q                                  4      9     -5 (VIOLATED)
_2420_/Q                                  4      9     -5 (VIOLATED)
_2369_/Q                                  4      8     -4 (VIOLATED)
_2414_/Q                                  4      8     -4 (VIOLATED)
div_val[28]                               4      7     -3 (VIOLATED)
_1447_/Z                                  4      7     -3 (VIOLATED)
_1603_/Z                                  4      7     -3 (VIOLATED)
_2332_/Q                                  4      7     -3 (VIOLATED)
_2368_/Q                                  4      7     -3 (VIOLATED)
_2412_/Q                                  4      7     -3 (VIOLATED)
_2413_/Q                                  4      7     -3 (VIOLATED)
div_val[25]                               4      6     -2 (VIOLATED)
div_val[26]                               4      6     -2 (VIOLATED)
div_val[29]                               4      6     -2 (VIOLATED)
div_val[30]                               4      6     -2 (VIOLATED)
div_val[4]                                4      6     -2 (VIOLATED)
_1175_/ZN                                 4      6     -2 (VIOLATED)
_1596_/Z                                  4      6     -2 (VIOLATED)
_1608_/ZN                                 4      6     -2 (VIOLATED)
_1778_/ZN                                 4      6     -2 (VIOLATED)
_2150_/ZN                                 4      6     -2 (VIOLATED)
_2408_/Q                                  4      6     -2 (VIOLATED)
_2409_/Q                                  4      6     -2 (VIOLATED)
_2417_/Q                                  4      6     -2 (VIOLATED)
_2421_/Q                                  4      6     -2 (VIOLATED)
_2428_/Q                                  4      6     -2 (VIOLATED)
_2429_/Q                                  4      6     -2 (VIOLATED)
_2430_/Q                                  4      6     -2 (VIOLATED)
_2436_/Q                                  4      6     -2 (VIOLATED)
div_val[0]                                4      5        (VIOLATED)
div_val[10]                               4      5        (VIOLATED)
div_val[11]                               4      5        (VIOLATED)
div_val[13]                               4      5        (VIOLATED)
div_val[14]                               4      5        (VIOLATED)
div_val[1]                                4      5        (VIOLATED)
div_val[20]                               4      5        (VIOLATED)
div_val[2]                                4      5        (VIOLATED)
div_val[5]                                4      5        (VIOLATED)
_1154_/ZN                                 4      5        (VIOLATED)
_1168_/ZN                                 4      5        (VIOLATED)
_1182_/ZN                                 4      5        (VIOLATED)
_1306_/Z                                  4      5        (VIOLATED)
_1425_/Z                                  4      5        (VIOLATED)
_1593_/Z                                  4      5        (VIOLATED)
_1810_/ZN                                 4      5        (VIOLATED)
_2331_/Q                                  4      5        (VIOLATED)
_2339_/Q                                  4      5        (VIOLATED)
_2346_/Q                                  4      5        (VIOLATED)
_2371_/Q                                  4      5        (VIOLATED)
_2393_/Q                                  4      5        (VIOLATED)
_2411_/Q                                  4      5        (VIOLATED)
_2418_/Q                                  4      5        (VIOLATED)
_2422_/Q                                  4      5        (VIOLATED)
_2423_/Q                                  4      5        (VIOLATED)
_2433_/Q                                  4      5        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
_1805_/ZN                               0.121600    0.263338   -0.141738 (VIOLATED)
_1149_/ZN                               0.200000    0.274800   -0.074800 (VIOLATED)
_2034_/ZN                               0.079850    0.133931   -0.054081 (VIOLATED)
_2370_/Q                                0.200000    0.247517   -0.047517 (VIOLATED)
rst_n                                   0.200000    0.209928   -0.009928 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1365 unannotated drivers.
 div_val[0]
 div_val[10]
 div_val[11]
 div_val[12]
 div_val[13]
 div_val[14]
 div_val[15]
 div_val[16]
 div_val[17]
 div_val[18]
 div_val[19]
 div_val[1]
 div_val[20]
 div_val[21]
 div_val[22]
 div_val[23]
 div_val[24]
 div_val[25]
 div_val[26]
 div_val[27]
 div_val[28]
 div_val[29]
 div_val[2]
 div_val[30]
 div_val[31]
 div_val[3]
 div_val[4]
 div_val[5]
 div_val[6]
 div_val[7]
 div_val[8]
 div_val[9]
 initial_freq[0]
 initial_freq[10]
 initial_freq[11]
 initial_freq[12]
 initial_freq[13]
 initial_freq[14]
 initial_freq[15]
 initial_freq[16]
 initial_freq[17]
 initial_freq[18]
 initial_freq[19]
 initial_freq[1]
 initial_freq[20]
 initial_freq[21]
 initial_freq[22]
 initial_freq[23]
 initial_freq[24]
 initial_freq[25]
 initial_freq[26]
 initial_freq[27]
 initial_freq[28]
 initial_freq[29]
 initial_freq[2]
 initial_freq[30]
 initial_freq[31]
 initial_freq[3]
 initial_freq[4]
 initial_freq[5]
 initial_freq[6]
 initial_freq[7]
 initial_freq[8]
 initial_freq[9]
 ref_clk
 rst_n
 sys_clk
 _1143_/ZN
 _1144_/ZN
 _1145_/ZN
 _1146_/ZN
 _1147_/ZN
 _1148_/ZN
 _1149_/ZN
 _1150_/ZN
 _1151_/ZN
 _1152_/ZN
 _1153_/ZN
 _1154_/ZN
 _1155_/ZN
 _1156_/ZN
 _1157_/ZN
 _1158_/ZN
 _1159_/ZN
 _1160_/ZN
 _1161_/ZN
 _1162_/ZN
 _1163_/ZN
 _1164_/ZN
 _1165_/ZN
 _1166_/ZN
 _1167_/ZN
 _1168_/ZN
 _1169_/ZN
 _1170_/ZN
 _1171_/ZN
 _1172_/ZN
 _1173_/ZN
 _1174_/ZN
 _1175_/ZN
 _1176_/ZN
 _1177_/ZN
 _1178_/ZN
 _1179_/ZN
 _1180_/ZN
 _1181_/ZN
 _1182_/ZN
 _1183_/ZN
 _1184_/ZN
 _1185_/ZN
 _1186_/ZN
 _1187_/ZN
 _1188_/ZN
 _1189_/ZN
 _1190_/ZN
 _1191_/ZN
 _1192_/ZN
 _1193_/ZN
 _1194_/ZN
 _1195_/ZN
 _1196_/ZN
 _1197_/ZN
 _1198_/ZN
 _1199_/ZN
 _1200_/ZN
 _1201_/ZN
 _1202_/ZN
 _1203_/ZN
 _1204_/ZN
 _1205_/ZN
 _1206_/ZN
 _1207_/ZN
 _1208_/ZN
 _1209_/ZN
 _1210_/ZN
 _1211_/ZN
 _1212_/Z
 _1213_/Z
 _1214_/ZN
 _1215_/ZN
 _1216_/ZN
 _1217_/ZN
 _1218_/ZN
 _1219_/ZN
 _1220_/ZN
 _1221_/ZN
 _1222_/Z
 _1223_/Z
 _1224_/ZN
 _1225_/ZN
 _1226_/ZN
 _1227_/ZN
 _1228_/ZN
 _1229_/Z
 _1230_/ZN
 _1231_/ZN
 _1232_/ZN
 _1233_/Z
 _1234_/ZN
 _1235_/ZN
 _1236_/ZN
 _1237_/ZN
 _1238_/ZN
 _1239_/Z
 _1240_/ZN
 _1241_/ZN
 _1242_/ZN
 _1243_/ZN
 _1244_/ZN
 _1245_/ZN
 _1246_/ZN
 _1247_/Z
 _1248_/ZN
 _1249_/ZN
 _1250_/ZN
 _1251_/ZN
 _1252_/Z
 _1253_/ZN
 _1254_/ZN
 _1255_/ZN
 _1256_/ZN
 _1257_/ZN
 _1258_/ZN
 _1259_/ZN
 _1260_/ZN
 _1261_/ZN
 _1262_/ZN
 _1263_/ZN
 _1264_/ZN
 _1265_/ZN
 _1266_/ZN
 _1267_/ZN
 _1268_/Z
 _1269_/ZN
 _1270_/ZN
 _1271_/ZN
 _1272_/ZN
 _1273_/ZN
 _1274_/ZN
 _1275_/ZN
 _1276_/ZN
 _1277_/ZN
 _1278_/ZN
 _1279_/ZN
 _1280_/ZN
 _1281_/ZN
 _1282_/ZN
 _1283_/ZN
 _1284_/Z
 _1285_/ZN
 _1286_/ZN
 _1287_/ZN
 _1288_/ZN
 _1289_/ZN
 _1290_/Z
 _1291_/ZN
 _1292_/ZN
 _1293_/ZN
 _1294_/ZN
 _1295_/ZN
 _1296_/ZN
 _1297_/ZN
 _1298_/ZN
 _1299_/Z
 _1300_/ZN
 _1301_/ZN
 _1302_/ZN
 _1303_/Z
 _1304_/ZN
 _1305_/ZN
 _1306_/Z
 _1307_/ZN
 _1308_/ZN
 _1309_/ZN
 _1310_/ZN
 _1311_/ZN
 _1312_/ZN
 _1313_/ZN
 _1314_/ZN
 _1315_/ZN
 _1316_/Z
 _1317_/ZN
 _1318_/ZN
 _1319_/ZN
 _1320_/ZN
 _1321_/ZN
 _1322_/ZN
 _1323_/ZN
 _1324_/ZN
 _1325_/ZN
 _1326_/ZN
 _1327_/ZN
 _1328_/ZN
 _1329_/ZN
 _1330_/ZN
 _1331_/ZN
 _1332_/ZN
 _1333_/ZN
 _1334_/ZN
 _1335_/Z
 _1336_/ZN
 _1337_/ZN
 _1338_/ZN
 _1339_/ZN
 _1340_/ZN
 _1341_/ZN
 _1342_/ZN
 _1343_/ZN
 _1344_/ZN
 _1345_/ZN
 _1346_/Z
 _1347_/ZN
 _1348_/ZN
 _1349_/ZN
 _1350_/ZN
 _1351_/Z
 _1352_/ZN
 _1353_/ZN
 _1354_/ZN
 _1355_/ZN
 _1356_/ZN
 _1357_/ZN
 _1358_/ZN
 _1359_/Z
 _1360_/ZN
 _1361_/ZN
 _1362_/ZN
 _1363_/ZN
 _1364_/Z
 _1365_/ZN
 _1366_/Z
 _1367_/ZN
 _1368_/ZN
 _1369_/ZN
 _1370_/ZN
 _1371_/ZN
 _1372_/ZN
 _1373_/ZN
 _1374_/Z
 _1375_/Z
 _1376_/ZN
 _1377_/ZN
 _1378_/Z
 _1379_/ZN
 _1380_/ZN
 _1381_/ZN
 _1382_/Z
 _1383_/ZN
 _1384_/ZN
 _1385_/ZN
 _1386_/Z
 _1387_/ZN
 _1388_/ZN
 _1389_/ZN
 _1390_/ZN
 _1391_/Z
 _1392_/ZN
 _1393_/ZN
 _1394_/ZN
 _1395_/ZN
 _1396_/ZN
 _1397_/ZN
 _1398_/Z
 _1399_/ZN
 _1400_/ZN
 _1401_/Z
 _1402_/ZN
 _1403_/ZN
 _1404_/ZN
 _1405_/ZN
 _1406_/Z
 _1407_/ZN
 _1408_/ZN
 _1409_/ZN
 _1410_/Z
 _1411_/Z
 _1412_/ZN
 _1413_/Z
 _1414_/ZN
 _1415_/Z
 _1416_/ZN
 _1417_/ZN
 _1418_/ZN
 _1419_/Z
 _1420_/Z
 _1421_/Z
 _1422_/ZN
 _1423_/ZN
 _1424_/Z
 _1425_/Z
 _1426_/ZN
 _1427_/ZN
 _1428_/ZN
 _1429_/ZN
 _1430_/ZN
 _1431_/ZN
 _1432_/Z
 _1433_/Z
 _1434_/Z
 _1435_/ZN
 _1436_/ZN
 _1437_/ZN
 _1438_/Z
 _1439_/ZN
 _1440_/ZN
 _1441_/ZN
 _1442_/ZN
 _1443_/ZN
 _1444_/ZN
 _1445_/ZN
 _1446_/ZN
 _1447_/Z
 _1448_/ZN
 _1449_/Z
 _1450_/ZN
 _1451_/ZN
 _1452_/Z
 _1453_/ZN
 _1454_/ZN
 _1455_/Z
 _1456_/ZN
 _1457_/ZN
 _1458_/Z
 _1459_/ZN
 _1460_/ZN
 _1461_/ZN
 _1462_/ZN
 _1463_/ZN
 _1464_/Z
 _1465_/Z
 _1466_/ZN
 _1467_/ZN
 _1468_/ZN
 _1469_/Z
 _1470_/Z
 _1471_/ZN
 _1472_/ZN
 _1473_/Z
 _1474_/ZN
 _1475_/ZN
 _1476_/Z
 _1477_/ZN
 _1478_/Z
 _1479_/Z
 _1480_/ZN
 _1481_/Z
 _1482_/ZN
 _1483_/ZN
 _1484_/ZN
 _1485_/Z
 _1486_/Z
 _1487_/Z
 _1488_/ZN
 _1489_/ZN
 _1490_/ZN
 _1491_/ZN
 _1492_/ZN
 _1493_/Z
 _1494_/ZN
 _1495_/Z
 _1496_/ZN
 _1497_/ZN
 _1498_/ZN
 _1499_/ZN
 _1500_/ZN
 _1501_/ZN
 _1502_/Z
 _1503_/ZN
 _1504_/Z
 _1505_/ZN
 _1506_/Z
 _1507_/ZN
 _1508_/Z
 _1509_/ZN
 _1510_/Z
 _1511_/ZN
 _1512_/Z
 _1513_/ZN
 _1514_/ZN
 _1515_/ZN
 _1516_/ZN
 _1517_/ZN
 _1518_/ZN
 _1519_/ZN
 _1520_/Z
 _1521_/ZN
 _1522_/Z
 _1523_/ZN
 _1524_/Z
 _1525_/ZN
 _1526_/ZN
 _1527_/ZN
 _1528_/ZN
 _1529_/ZN
 _1530_/ZN
 _1531_/ZN
 _1532_/ZN
 _1533_/ZN
 _1534_/Z
 _1535_/ZN
 _1536_/ZN
 _1537_/ZN
 _1538_/ZN
 _1539_/ZN
 _1540_/ZN
 _1541_/ZN
 _1542_/ZN
 _1543_/ZN
 _1544_/ZN
 _1545_/Z
 _1546_/ZN
 _1547_/ZN
 _1548_/ZN
 _1549_/ZN
 _1550_/ZN
 _1551_/ZN
 _1552_/ZN
 _1553_/ZN
 _1554_/ZN
 _1555_/ZN
 _1556_/Z
 _1557_/ZN
 _1558_/ZN
 _1559_/ZN
 _1560_/ZN
 _1561_/ZN
 _1562_/ZN
 _1563_/Z
 _1564_/ZN
 _1565_/ZN
 _1566_/Z
 _1567_/ZN
 _1568_/Z
 _1569_/ZN
 _1570_/ZN
 _1571_/Z
 _1572_/ZN
 _1573_/Z
 _1574_/Z
 _1575_/ZN
 _1576_/ZN
 _1577_/ZN
 _1578_/Z
 _1579_/ZN
 _1580_/Z
 _1581_/Z
 _1582_/ZN
 _1583_/Z
 _1584_/ZN
 _1585_/Z
 _1586_/ZN
 _1587_/ZN
 _1588_/ZN
 _1589_/Z
 _1590_/ZN
 _1591_/ZN
 _1592_/ZN
 _1593_/Z
 _1594_/ZN
 _1595_/ZN
 _1596_/Z
 _1597_/ZN
 _1598_/ZN
 _1599_/ZN
 _1600_/ZN
 _1601_/ZN
 _1602_/Z
 _1603_/Z
 _1604_/ZN
 _1605_/ZN
 _1606_/ZN
 _1607_/Z
 _1608_/ZN
 _1609_/ZN
 _1610_/ZN
 _1611_/ZN
 _1612_/ZN
 _1613_/ZN
 _1614_/ZN
 _1615_/ZN
 _1616_/ZN
 _1617_/ZN
 _1618_/Z
 _1619_/Z
 _1620_/Z
 _1621_/ZN
 _1622_/ZN
 _1623_/Z
 _1624_/Z
 _1625_/ZN
 _1626_/ZN
 _1627_/ZN
 _1628_/ZN
 _1629_/ZN
 _1630_/ZN
 _1631_/ZN
 _1632_/ZN
 _1633_/Z
 _1634_/Z
 _1635_/ZN
 _1636_/Z
 _1637_/ZN
 _1638_/ZN
 _1639_/ZN
 _1640_/Z
 _1641_/ZN
 _1642_/Z
 _1643_/ZN
 _1644_/ZN
 _1645_/ZN
 _1646_/Z
 _1647_/ZN
 _1648_/ZN
 _1649_/ZN
 _1650_/ZN
 _1651_/ZN
 _1652_/ZN
 _1653_/Z
 _1654_/Z
 _1655_/ZN
 _1656_/Z
 _1657_/ZN
 _1658_/Z
 _1659_/Z
 _1660_/ZN
 _1661_/ZN
 _1662_/ZN
 _1663_/ZN
 _1664_/ZN
 _1665_/ZN
 _1666_/ZN
 _1667_/Z
 _1668_/ZN
 _1669_/Z
 _1670_/Z
 _1671_/ZN
 _1672_/ZN
 _1673_/ZN
 _1674_/Z
 _1675_/Z
 _1676_/ZN
 _1677_/Z
 _1678_/ZN
 _1679_/ZN
 _1680_/ZN
 _1681_/ZN
 _1682_/ZN
 _1683_/Z
 _1684_/ZN
 _1685_/Z
 _1686_/ZN
 _1687_/ZN
 _1688_/ZN
 _1689_/Z
 _1690_/ZN
 _1691_/ZN
 _1692_/ZN
 _1693_/ZN
 _1694_/ZN
 _1695_/ZN
 _1696_/Z
 _1697_/Z
 _1698_/ZN
 _1699_/Z
 _1700_/ZN
 _1701_/Z
 _1702_/Z
 _1703_/ZN
 _1704_/ZN
 _1705_/ZN
 _1706_/Z
 _1707_/ZN
 _1708_/ZN
 _1709_/ZN
 _1710_/ZN
 _1711_/Z
 _1712_/Z
 _1713_/ZN
 _1714_/ZN
 _1715_/ZN
 _1716_/ZN
 _1717_/ZN
 _1718_/ZN
 _1719_/ZN
 _1720_/ZN
 _1721_/ZN
 _1722_/ZN
 _1723_/ZN
 _1724_/ZN
 _1725_/ZN
 _1726_/ZN
 _1727_/ZN
 _1728_/ZN
 _1729_/ZN
 _1730_/ZN
 _1731_/ZN
 _1732_/ZN
 _1733_/ZN
 _1734_/ZN
 _1735_/ZN
 _1736_/ZN
 _1737_/Z
 _1738_/ZN
 _1739_/ZN
 _1740_/ZN
 _1741_/ZN
 _1742_/ZN
 _1743_/Z
 _1744_/ZN
 _1745_/Z
 _1746_/ZN
 _1747_/ZN
 _1748_/ZN
 _1749_/ZN
 _1750_/ZN
 _1751_/ZN
 _1752_/ZN
 _1753_/ZN
 _1754_/ZN
 _1755_/ZN
 _1756_/ZN
 _1757_/ZN
 _1758_/ZN
 _1759_/ZN
 _1760_/ZN
 _1761_/ZN
 _1762_/ZN
 _1763_/ZN
 _1764_/ZN
 _1765_/ZN
 _1766_/ZN
 _1767_/ZN
 _1768_/ZN
 _1769_/ZN
 _1770_/ZN
 _1771_/ZN
 _1772_/ZN
 _1773_/Z
 _1774_/Z
 _1775_/Z
 _1776_/ZN
 _1777_/Z
 _1778_/ZN
 _1779_/ZN
 _1780_/Z
 _1781_/ZN
 _1782_/ZN
 _1783_/Z
 _1784_/ZN
 _1785_/ZN
 _1786_/Z
 _1787_/ZN
 _1788_/ZN
 _1789_/ZN
 _1790_/ZN
 _1791_/Z
 _1792_/ZN
 _1793_/Z
 _1794_/ZN
 _1795_/ZN
 _1796_/Z
 _1797_/Z
 _1798_/Z
 _1799_/ZN
 _1800_/ZN
 _1801_/Z
 _1802_/Z
 _1803_/ZN
 _1804_/ZN
 _1805_/ZN
 _1806_/ZN
 _1807_/ZN
 _1808_/ZN
 _1809_/ZN
 _1810_/ZN
 _1811_/ZN
 _1812_/ZN
 _1813_/ZN
 _1814_/ZN
 _1815_/Z
 _1816_/ZN
 _1817_/ZN
 _1818_/ZN
 _1819_/ZN
 _1820_/ZN
 _1821_/ZN
 _1822_/Z
 _1823_/Z
 _1824_/ZN
 _1825_/ZN
 _1826_/ZN
 _1827_/ZN
 _1828_/ZN
 _1829_/ZN
 _1830_/ZN
 _1831_/ZN
 _1832_/ZN
 _1833_/ZN
 _1834_/ZN
 _1835_/ZN
 _1836_/Z
 _1837_/Z
 _1838_/Z
 _1839_/ZN
 _1840_/ZN
 _1841_/ZN
 _1842_/ZN
 _1843_/ZN
 _1844_/ZN
 _1845_/ZN
 _1846_/ZN
 _1847_/Z
 _1848_/Z
 _1849_/ZN
 _1850_/ZN
 _1851_/ZN
 _1852_/ZN
 _1853_/ZN
 _1854_/Z
 _1855_/Z
 _1856_/ZN
 _1857_/ZN
 _1858_/ZN
 _1859_/ZN
 _1860_/ZN
 _1861_/Z
 _1862_/ZN
 _1863_/ZN
 _1864_/ZN
 _1865_/ZN
 _1866_/ZN
 _1867_/Z
 _1868_/ZN
 _1869_/ZN
 _1870_/ZN
 _1871_/ZN
 _1872_/ZN
 _1873_/ZN
 _1874_/Z
 _1875_/ZN
 _1876_/Z
 _1877_/Z
 _1878_/ZN
 _1879_/ZN
 _1880_/ZN
 _1881_/ZN
 _1882_/ZN
 _1883_/Z
 _1884_/Z
 _1885_/Z
 _1886_/ZN
 _1887_/ZN
 _1888_/ZN
 _1889_/ZN
 _1890_/ZN
 _1891_/Z
 _1892_/Z
 _1893_/ZN
 _1894_/ZN
 _1895_/Z
 _1896_/Z
 _1897_/ZN
 _1898_/ZN
 _1899_/ZN
 _1900_/ZN
 _1901_/ZN
 _1902_/Z
 _1903_/ZN
 _1904_/ZN
 _1905_/ZN
 _1906_/ZN
 _1907_/Z
 _1908_/ZN
 _1909_/ZN
 _1910_/ZN
 _1911_/ZN
 _1912_/ZN
 _1913_/ZN
 _1914_/ZN
 _1915_/ZN
 _1916_/Z
 _1917_/Z
 _1918_/ZN
 _1919_/ZN
 _1920_/Z
 _1921_/ZN
 _1922_/ZN
 _1923_/ZN
 _1924_/ZN
 _1925_/Z
 _1926_/ZN
 _1927_/Z
 _1928_/ZN
 _1929_/ZN
 _1930_/ZN
 _1931_/ZN
 _1932_/ZN
 _1933_/Z
 _1934_/Z
 _1935_/ZN
 _1936_/ZN
 _1937_/ZN
 _1938_/ZN
 _1939_/ZN
 _1940_/ZN
 _1941_/Z
 _1942_/ZN
 _1943_/ZN
 _1944_/ZN
 _1945_/ZN
 _1946_/ZN
 _1947_/Z
 _1948_/Z
 _1949_/ZN
 _1950_/ZN
 _1951_/ZN
 _1952_/ZN
 _1953_/Z
 _1954_/ZN
 _1955_/ZN
 _1956_/Z
 _1957_/ZN
 _1958_/Z
 _1959_/Z
 _1960_/ZN
 _1961_/ZN
 _1962_/ZN
 _1963_/ZN
 _1964_/ZN
 _1965_/ZN
 _1966_/Z
 _1967_/Z
 _1968_/ZN
 _1969_/ZN
 _1970_/ZN
 _1971_/ZN
 _1972_/Z
 _1973_/Z
 _1974_/ZN
 _1975_/ZN
 _1976_/Z
 _1977_/ZN
 _1978_/ZN
 _1979_/ZN
 _1980_/ZN
 _1981_/ZN
 _1982_/ZN
 _1983_/Z
 _1984_/Z
 _1985_/ZN
 _1986_/ZN
 _1987_/ZN
 _1988_/ZN
 _1989_/Z
 _1990_/Z
 _1991_/Z
 _1992_/ZN
 _1993_/ZN
 _1994_/ZN
 _1995_/ZN
 _1996_/ZN
 _1997_/Z
 _1998_/Z
 _1999_/ZN
 _2000_/ZN
 _2001_/ZN
 _2002_/ZN
 _2003_/ZN
 _2004_/ZN
 _2005_/ZN
 _2006_/ZN
 _2007_/ZN
 _2008_/ZN
 _2009_/ZN
 _2010_/ZN
 _2011_/Z
 _2012_/ZN
 _2013_/ZN
 _2014_/ZN
 _2015_/ZN
 _2016_/ZN
 _2017_/ZN
 _2018_/ZN
 _2019_/ZN
 _2020_/ZN
 _2021_/ZN
 _2022_/ZN
 _2023_/ZN
 _2024_/ZN
 _2025_/ZN
 _2026_/ZN
 _2027_/ZN
 _2028_/ZN
 _2029_/ZN
 _2030_/ZN
 _2031_/Z
 _2032_/Z
 _2033_/ZN
 _2034_/ZN
 _2035_/ZN
 _2036_/ZN
 _2037_/ZN
 _2038_/Z
 _2039_/ZN
 _2040_/ZN
 _2041_/ZN
 _2042_/ZN
 _2043_/Z
 _2044_/ZN
 _2045_/ZN
 _2046_/Z
 _2047_/ZN
 _2048_/ZN
 _2049_/ZN
 _2050_/ZN
 _2051_/ZN
 _2052_/ZN
 _2053_/ZN
 _2054_/Z
 _2055_/ZN
 _2056_/ZN
 _2057_/ZN
 _2058_/Z
 _2059_/ZN
 _2060_/ZN
 _2061_/ZN
 _2062_/Z
 _2063_/ZN
 _2064_/ZN
 _2065_/ZN
 _2066_/ZN
 _2067_/ZN
 _2068_/ZN
 _2069_/ZN
 _2070_/ZN
 _2071_/ZN
 _2072_/Z
 _2073_/ZN
 _2074_/ZN
 _2075_/Z
 _2076_/ZN
 _2077_/ZN
 _2078_/Z
 _2079_/ZN
 _2080_/Z
 _2081_/ZN
 _2082_/ZN
 _2083_/ZN
 _2084_/ZN
 _2085_/ZN
 _2086_/Z
 _2087_/Z
 _2088_/ZN
 _2089_/ZN
 _2090_/ZN
 _2091_/Z
 _2092_/ZN
 _2093_/ZN
 _2094_/ZN
 _2095_/ZN
 _2096_/ZN
 _2097_/ZN
 _2098_/Z
 _2099_/ZN
 _2100_/Z
 _2101_/ZN
 _2102_/ZN
 _2103_/ZN
 _2104_/Z
 _2105_/Z
 _2106_/ZN
 _2107_/ZN
 _2108_/ZN
 _2109_/ZN
 _2110_/ZN
 _2111_/Z
 _2112_/ZN
 _2113_/ZN
 _2114_/ZN
 _2115_/ZN
 _2116_/ZN
 _2117_/Z
 _2118_/Z
 _2119_/ZN
 _2120_/ZN
 _2121_/ZN
 _2122_/Z
 _2123_/ZN
 _2124_/ZN
 _2125_/ZN
 _2126_/ZN
 _2127_/ZN
 _2128_/ZN
 _2129_/Z
 _2130_/ZN
 _2131_/ZN
 _2132_/ZN
 _2133_/Z
 _2134_/ZN
 _2135_/ZN
 _2136_/ZN
 _2137_/ZN
 _2138_/ZN
 _2139_/ZN
 _2140_/ZN
 _2141_/ZN
 _2142_/ZN
 _2143_/Z
 _2144_/ZN
 _2145_/Z
 _2146_/ZN
 _2147_/ZN
 _2148_/ZN
 _2149_/ZN
 _2150_/ZN
 _2151_/Z
 _2152_/Z
 _2153_/ZN
 _2154_/ZN
 _2155_/ZN
 _2156_/Z
 _2157_/ZN
 _2158_/ZN
 _2159_/ZN
 _2160_/Z
 _2161_/ZN
 _2162_/ZN
 _2163_/ZN
 _2164_/ZN
 _2165_/Z
 _2166_/ZN
 _2167_/ZN
 _2168_/ZN
 _2169_/ZN
 _2170_/ZN
 _2171_/ZN
 _2172_/ZN
 _2173_/ZN
 _2174_/Z
 _2175_/ZN
 _2176_/Z
 _2177_/ZN
 _2178_/ZN
 _2179_/Z
 _2180_/ZN
 _2181_/ZN
 _2182_/ZN
 _2183_/ZN
 _2184_/ZN
 _2185_/ZN
 _2186_/ZN
 _2187_/Z
 _2188_/ZN
 _2189_/ZN
 _2190_/ZN
 _2191_/ZN
 _2192_/ZN
 _2193_/Z
 _2194_/ZN
 _2195_/ZN
 _2196_/ZN
 _2197_/Z
 _2198_/Z
 _2199_/ZN
 _2200_/ZN
 _2201_/ZN
 _2202_/Z
 _2203_/Z
 _2204_/Z
 _2205_/ZN
 _2206_/ZN
 _2207_/ZN
 _2208_/Z
 _2209_/ZN
 _2210_/ZN
 _2211_/ZN
 _2212_/ZN
 _2213_/ZN
 _2214_/ZN
 _2215_/ZN
 _2216_/Z
 _2217_/ZN
 _2218_/ZN
 _2219_/ZN
 _2220_/ZN
 _2221_/ZN
 _2222_/ZN
 _2223_/ZN
 _2224_/Z
 _2225_/ZN
 _2226_/ZN
 _2227_/ZN
 _2228_/ZN
 _2229_/ZN
 _2230_/ZN
 _2231_/ZN
 _2232_/Z
 _2233_/Z
 _2234_/ZN
 _2235_/ZN
 _2236_/ZN
 _2237_/Z
 _2238_/ZN
 _2239_/ZN
 _2240_/Z
 _2241_/Z
 _2242_/ZN
 _2243_/ZN
 _2244_/Z
 _2245_/ZN
 _2246_/ZN
 _2247_/ZN
 _2248_/ZN
 _2249_/ZN
 _2250_/ZN
 _2251_/Z
 _2252_/ZN
 _2253_/ZN
 _2254_/ZN
 _2255_/ZN
 _2256_/ZN
 _2257_/ZN
 _2258_/ZN
 _2259_/ZN
 _2260_/ZN
 _2261_/ZN
 _2262_/ZN
 _2263_/ZN
 _2264_/ZN
 _2265_/ZN
 _2266_/ZN
 _2267_/Z
 _2268_/ZN
 _2269_/ZN
 _2270_/ZN
 _2271_/ZN
 _2272_/ZN
 _2273_/ZN
 _2274_/ZN
 _2275_/ZN
 _2276_/ZN
 _2277_/ZN
 _2278_/ZN
 _2279_/ZN
 _2280_/ZN
 _2281_/ZN
 _2282_/ZN
 _2283_/ZN
 _2284_/ZN
 _2285_/ZN
 _2286_/Q
 _2287_/Q
 _2288_/Q
 _2289_/Q
 _2290_/Q
 _2291_/Q
 _2292_/Q
 _2293_/Q
 _2294_/Q
 _2295_/Q
 _2296_/Q
 _2297_/Q
 _2298_/Q
 _2299_/Q
 _2300_/Q
 _2301_/Q
 _2302_/Q
 _2303_/Q
 _2304_/Q
 _2305_/Q
 _2306_/Q
 _2307_/Q
 _2308_/Q
 _2309_/Q
 _2310_/Q
 _2311_/Q
 _2312_/Q
 _2313_/Q
 _2314_/Q
 _2315_/Q
 _2316_/Q
 _2317_/Q
 _2318_/Q
 _2319_/Q
 _2320_/Q
 _2321_/Q
 _2322_/Q
 _2323_/Q
 _2324_/Q
 _2325_/Q
 _2326_/Q
 _2327_/Q
 _2328_/Q
 _2329_/Q
 _2330_/Q
 _2331_/Q
 _2332_/Q
 _2333_/Q
 _2334_/Q
 _2335_/Q
 _2336_/Q
 _2337_/Q
 _2338_/Q
 _2339_/Q
 _2340_/Q
 _2341_/Q
 _2342_/Q
 _2343_/Q
 _2344_/Q
 _2345_/Q
 _2346_/Q
 _2347_/Q
 _2348_/Q
 _2349_/Q
 _2350_/Q
 _2351_/Q
 _2352_/Q
 _2353_/Q
 _2354_/Q
 _2355_/Q
 _2356_/Q
 _2357_/Q
 _2358_/Q
 _2359_/Q
 _2360_/Q
 _2361_/Q
 _2362_/Q
 _2363_/Q
 _2364_/Q
 _2365_/Q
 _2366_/Q
 _2367_/Q
 _2368_/Q
 _2369_/Q
 _2370_/Q
 _2371_/Q
 _2372_/Q
 _2373_/Q
 _2374_/Q
 _2375_/Q
 _2376_/Q
 _2377_/Q
 _2378_/Q
 _2379_/Q
 _2380_/Q
 _2381_/Q
 _2382_/Q
 _2383_/Q
 _2384_/Q
 _2385_/Q
 _2386_/Q
 _2387_/Q
 _2388_/Q
 _2389_/Q
 _2390_/Q
 _2391_/Q
 _2392_/Q
 _2393_/Q
 _2394_/Q
 _2395_/Q
 _2396_/Q
 _2397_/Q
 _2398_/Q
 _2399_/Q
 _2400_/Q
 _2401_/Q
 _2402_/Q
 _2403_/Q
 _2404_/Q
 _2405_/Q
 _2406_/Q
 _2407_/Q
 _2408_/Q
 _2409_/Q
 _2410_/Q
 _2411_/Q
 _2412_/Q
 _2413_/Q
 _2414_/Q
 _2415_/Q
 _2416_/Q
 _2417_/Q
 _2418_/Q
 _2419_/Q
 _2420_/Q
 _2421_/Q
 _2422_/Q
 _2423_/Q
 _2424_/Q
 _2425_/Q
 _2426_/Q
 _2427_/Q
 _2428_/Q
 _2429_/Q
 _2430_/Q
 _2431_/Q
 _2432_/Q
 _2433_/Q
 _2434_/Q
 _2435_/Q
 _2436_/Q
 _2437_/Q
 _2438_/Q
 _2439_/Q
 _2440_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 406
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 406
max fanout violation count 70
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 70
max cap violation count 5
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 5
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           3.022889e-03 5.882275e-04 1.765504e-07 3.611293e-03  59.3%
Combinational        1.538607e-03 9.407429e-04 7.020991e-07 2.480052e-03  40.7%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                4.561498e-03 1.528970e-03 8.786493e-07 6.091347e-03 100.0%
                            74.9%        25.1%         0.0%
%OL_METRIC_F power__internal__total 0.004561498295515776
%OL_METRIC_F power__switching__total 0.001528970431536436
%OL_METRIC_F power__leakage__total 8.786493026491371e-7
%OL_METRIC_F power__total 0.0060913474299013615

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 2.4294551502636947
======================= nom_ss_125C_4v50 Corner ===================================

Clock sys_clk
4.228465 source latency _2319_/CLK ^
-1.549010 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
2.429455 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 2.9294552057748473
======================= nom_ss_125C_4v50 Corner ===================================

Clock sys_clk
4.228465 source latency _2319_/CLK ^
-1.549010 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
2.929455 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.218938318116431
nom_ss_125C_4v50: 1.218938318116431
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 -3.403661449025385
nom_ss_125C_4v50: -3.403661449025385
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 -76.77353370342989
nom_ss_125C_4v50: -76.77353370342989
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 -3.403661449025385
nom_ss_125C_4v50: -3.403661449025385
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
[setup reg-reg] _2370_/Q -> _2398_/D : -3.403661
[setup reg-reg] _2370_/Q -> _2406_/D : -3.211515
[setup reg-reg] _2370_/Q -> _2405_/D : -3.066266
[setup reg-reg] _2370_/Q -> _2404_/D : -2.484589
[setup in-reg] rst_n -> _2391_/D : -2.437274
[setup in-reg] rst_n -> _2355_/D : -2.410577
[setup reg-reg] _2370_/Q -> _2402_/D : -2.258473
[setup in-reg] rst_n -> _2348_/D : -2.015460
[setup in-reg] rst_n -> _2383_/D : -1.878513
[setup in-reg] rst_n -> _2387_/D : -1.878513
[setup in-reg] rst_n -> _2394_/D : -1.807322
[setup reg-reg] _2370_/Q -> _2397_/D : -1.531312
[setup reg-reg] _2370_/Q -> _2403_/D : -1.492847
[setup in-reg] rst_n -> _2351_/D : -1.397567
[setup in-reg] rst_n -> _2353_/D : -1.397567
[setup in-reg] rst_n -> _2359_/D : -1.397567
[setup in-reg] rst_n -> _2367_/D : -1.397567
[setup reg-reg] _2370_/Q -> _2399_/D : -1.330571
[setup in-reg] rst_n -> _2364_/D : -1.317753
[setup in-reg] rst_n -> _2365_/D : -1.317753
[setup in-reg] rst_n -> _2377_/D : -1.317753
[setup in-reg] rst_n -> _2378_/D : -1.317753
[setup in-reg] rst_n -> _2384_/D : -1.317753
[setup in-reg] rst_n -> _2388_/D : -1.317753
[setup in-reg] rst_n -> _2389_/D : -1.317753
[setup in-reg] rst_n -> _2392_/D : -1.317753
[setup in-reg] rst_n -> _2393_/D : -1.317753
[setup in-reg] rst_n -> _2395_/D : -1.317753
[setup in-reg] rst_n -> _2396_/D : -1.317753
[setup in-reg] rst_n -> _2400_/D : -1.317753
[setup in-reg] rst_n -> _2381_/D : -1.306589
[setup in-reg] rst_n -> _2385_/D : -1.306589
[setup in-reg] rst_n -> _2401_/D : -1.306589
[setup in-reg] rst_n -> _2376_/D : -1.194218
[setup in-reg] rst_n -> _2379_/D : -1.143663
[setup in-reg] rst_n -> _2345_/D : -1.054941
[setup in-reg] rst_n -> _2346_/D : -1.054941
[setup in-reg] rst_n -> _2350_/D : -1.054941
[setup in-reg] rst_n -> _2354_/D : -1.054941
[setup in-reg] rst_n -> _2357_/D : -1.054941
[setup in-reg] rst_n -> _2358_/D : -1.054941
[setup in-reg] rst_n -> _2361_/D : -1.054941
[setup in-reg] rst_n -> _2362_/D : -1.054941
[setup in-reg] rst_n -> _2366_/D : -1.054941
[setup in-reg] rst_n -> _2352_/D : -0.929061
[setup in-reg] rst_n -> _2347_/D : -0.895245
[setup in-reg] rst_n -> _2349_/D : -0.895245
[setup in-reg] rst_n -> _2356_/D : -0.895245
[setup in-reg] rst_n -> _2363_/D : -0.895245
[setup in-reg] rst_n -> _2380_/D : -0.895245
[setup in-reg] rst_n -> _2382_/D : -0.895245
[setup in-reg] rst_n -> _2386_/D : -0.895245
[setup in-reg] rst_n -> _2390_/D : -0.895245
[setup in-reg] rst_n -> _2360_/D : -0.320215
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.218938
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 54
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 -3.403661
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 8
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
sys_clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: no
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
1.549010         network latency _2286_/CLK
        4.228465 network latency _2319_/CLK
---------------
1.549010 4.228465 latency
        2.679455 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
3.017559         network latency _2319_/CLK
        3.017559 network latency _2319_/CLK
---------------
3.017559 3.017559 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.957837         network latency _2286_/CLK
        0.957837 network latency _2286_/CLK
---------------
0.957837 0.957837 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 27.40 fmax = 36.49
%OL_END_REPORT
Writing SDF files for all corners…
