# üñ•Ô∏è B√ÅO C√ÅO CU·ªêI K·ª≤ - KTMT MI4344 | FINAL PROJECT - KTMT MI4344

## CPU MIPS 32-BIT PIPELINE 5 T·∫¶NG | 5-STAGE PIPELINE 32-BIT MIPS CPU

**Nh√≥m 3 | Group 3** - L·ªõp 163635 | Class 163635 - H·ªçc k·ª≥ 2025.1 | Semester 2025.1

---

## üìÅ C·∫•u Tr√∫c Th∆∞ M·ª•c | Directory Structure

```
Project_MIPS/
‚îú‚îÄ‚îÄ üìÇ src/          # M√£ ngu·ªìn Verilog (16 file) | Verilog source code (16 files)
‚îú‚îÄ‚îÄ üìÇ testbench/    # File ki·ªÉm th·ª≠ + Assembly | Test files + Assembly
‚îî‚îÄ‚îÄ üìÑ README.md     # H∆∞·ªõng d·∫´n s·ª≠ d·ª•ng | User guide
```

---

## üöÄ H∆∞·ªõng D·∫´n Ch·∫°y M√¥ Ph·ªèng (ModelSim) | Simulation Guide (ModelSim)

### Ti·∫øng Vi·ªát üáªüá≥

1. **M·ªü ModelSim**, t·∫°o project m·ªõi
2. **Add** t·∫•t c·∫£ file trong `src/` v√† `testbench/`
3. **Compile**: V√†o `Compile` ‚Üí `Compile All`
4. **Simulate**: V√†o `Simulate` ‚Üí `Start Simulation` ‚Üí Ch·ªçn `tb_top_module`
5. **Ch·∫°y simulation**: `run 2000ns`
6. **Xem k·∫øt qu·∫£** trong c·ª≠a s·ªï Transcript

#### üìä Xem Waveform:
- Sau b∆∞·ªõc 4, trong panel **Instance** b√™n tr√°i, m·ªü r·ªông `tb_top_module`
- Chu·ªôt ph·∫£i ‚Üí `Add to` ‚Üí `Wave` ‚Üí `All items in region`
- Ch·∫°y: `run 2000ns`

---

### English üá¨üáß

1. **Open ModelSim**, create a new project
2. **Add** all files from `src/` and `testbench/`
3. **Compile**: Go to `Compile` ‚Üí `Compile All`
4. **Simulate**: Go to `Simulate` ‚Üí `Start Simulation` ‚Üí Select `tb_top_module`
5. **Run simulation**: `run 2000ns`
6. **View results** in the Transcript window

#### üìä View Waveform:
- After step 4, in the **Instance** panel on the left, expand `tb_top_module`
- Right-click ‚Üí `Add to` ‚Üí `Wave` ‚Üí `All items in region`
- Run: `run 2000ns`

---

## ‚úÖ K·∫øt Qu·∫£ Mong ƒê·ª£i | Expected Results

| Ti·∫øng Vi·ªát üáªüá≥ | English üá¨üáß |
|----------------|-------------|
| Ch∆∞∆°ng tr√¨nh t√≠nh t·ªïng 1..10 | Program calculates sum of 1..10 |
| Thanh ghi `$s1 = 55 (0x37)` | Register `$s1 = 55 (0x37)` |
| Console hi·ªÉn th·ªã: `[SUCCESS] Test Passed!` | Console displays: `[SUCCESS] Test Passed!` |

---

## üë• Th√†nh Vi√™n Nh√≥m | Team Members

| STT | H·ªç v√† T√™n | M√£ Sinh Vi√™n |
|:---:|-----------|:------------:|
| 1 | Nguy·ªÖn Kh√°nh Anh | 20237290 |
| 2 | B√πi Tr·∫ßn H√† B√¨nh | 20237304 |
| 3 | Nghi√™m Ph√∫ Q. H∆∞ng | 20237341 |
| 4 | D∆∞∆°ng Quang Minh | 20237362 |
| 5 | Nguy·ªÖn Anh VƒÉn | 20237404 |

---

## üìù Ghi Ch√∫ | Notes

> **VN**: ƒê√¢y l√† d·ª± √°n CPU MIPS 32-bit v·ªõi ki·∫øn tr√∫c pipeline 5 t·∫ßng, bao g·ªìm x·ª≠ l√Ω hazard v√† forwarding.

> **EN**: This is a 32-bit MIPS CPU project with 5-stage pipeline architecture, including hazard handling and forwarding.

---

<p align="center">
  <b>H·ªçc k·ª≥ 2025.1 | Semester 2025.1</b><br>
  <i>ƒê·∫°i h·ªçc B√°ch khoa H√† N·ªôi | Hanoi University of Science and Technology</i>
</p>
