
#define	AXI_FPGA_REGISTER_ADDRESS		0x40000000		//AXI FPGA Register Address Map
#define	AXI_DMA_DATA_ADDRESS			0x40400000		//AXI DMA (sample data) Register Address Map
#define	AXI_DMA_USB_ADDRESS				0x40440000		//AXI DMA (fx3-usb) Register Address Map
#define	AXI_SWITCH_ADDRESS				0x40450000		//AXI switch Register Address Map
#define AXI_FPGA_REGISTER_SIZE			0x100
#define AXI_SWITCH_REGISTER_SIZE		0x100

#define AXI_FPGA_REG_CTRL				0x00
#define AXI_FPGA_REG_DMA_DATA_LEN		0x04
#define AXI_FPGA_REG_RSVD				0x08
#define AXI_FPGA_REG_DMA_USB_LEN		0x0C
#define AXI_FPGA_REG_CAPTURE_CONFIG		0x10
#define AXI_FPGA_REG_CAPTURE_STATUS		0x14
#define AXI_FPGA_REG_ACTIVITY			0x18

#define	DESC_BUFF_DATA_MM2S_ADD			0x10000000
#define	DESC_BUFF_DATA_S2MM_ADD			0x10001000
#define	DESC_BUFF_USB_MM2S_ADD			0x10004000
#define	DESC_BUFF_USB_S2MM_ADD			0x10005000
#define DESC_BUFF_SIZE					0x1000			// descriptors buffer size is 4K

#define CTRL_BUFF_RX_ADD				0x10006000
#define CTRL_BUFF_TX_ADD				0x10007000
#define CTRL_BUFF_SIZE					0x1000			// control buffer size is 4K

#define TX_BUFF_ADD						0x10000000
#define TX_BUFF_SLICE_0_START			TX_BUFF_ADD+0x00008000
#define TX_BUFF_SLICE_0_END				TX_BUFF_ADD+0x03FFFFFF
#define TX_BUFF_SLICE_1_START			TX_BUFF_ADD+0x04000000
#define TX_BUFF_SLICE_1_END				TX_BUFF_ADD+0x07FFFFFF
#define TX_BUFF_SLICE_2_START			TX_BUFF_ADD+0x08000000
#define TX_BUFF_SLICE_2_END				TX_BUFF_ADD+0x0BFFFFFF
#define TX_BUFF_SLICE_3_START			TX_BUFF_ADD+0x0C000000
#define TX_BUFF_SLICE_3_END				TX_BUFF_ADD+0x0FFFFFFF
#define TX_BUFF_SLICE_SIZE				0x4000000		// tx slice buffer size is 64M

#define RX_BUFF_ADD						0x20000000
#define RX_BUFF_SLICE_0_START			RX_BUFF_ADD+0x00000000
#define RX_BUFF_SLICE_0_END				RX_BUFF_ADD+0x03FFFFFF
#define RX_BUFF_SLICE_1_START			RX_BUFF_ADD+0x04000000
#define RX_BUFF_SLICE_1_END				RX_BUFF_ADD+0x07FFFFFF
#define RX_BUFF_SLICE_2_START			RX_BUFF_ADD+0x08000000
#define RX_BUFF_SLICE_2_END				RX_BUFF_ADD+0x0BFFFFFF
#define RX_BUFF_SLICE_3_START			RX_BUFF_ADD+0x0C000000
#define RX_BUFF_SLICE_3_END				RX_BUFF_ADD+0x0FFFFFFF
#define RX_BUFF_SLICE_4_START			RX_BUFF_ADD+0x10000000
#define RX_BUFF_SLICE_4_END				RX_BUFF_ADD+0x13FFFFFF
#define RX_BUFF_SLICE_5_START			RX_BUFF_ADD+0x14000000
#define RX_BUFF_SLICE_5_END				RX_BUFF_ADD+0x17FFFFFF
#define RX_BUFF_SLICE_6_START			RX_BUFF_ADD+0x18000000
#define RX_BUFF_SLICE_6_END				RX_BUFF_ADD+0x1BFFFFFF
#define RX_BUFF_SLICE_7_START			RX_BUFF_ADD+0x1C000000
#define RX_BUFF_SLICE_7_END				RX_BUFF_ADD+0x1FFFFFFF
#define RX_BUFF_SLICE_SIZE				0x4000000		// rx slice buffer size is 64M
