Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 01:27:52 2020
| Host         : LAPTOP-IC7HNLMF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.199        0.000                      0                 1186        0.039        0.000                      0                 1186        4.500        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.199        0.000                      0                 1186        0.039        0.000                      0                 1186        4.500        0.000                       0                   426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg0_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 3.040ns (35.095%)  route 5.622ns (64.905%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.891 r  alu/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.939    11.829    whale/data0[5]
    SLICE_X58Y95         LUT5 (Prop_lut5_I0_O)        0.306    12.135 f  whale/M_reg0_q[5]_i_2/O
                         net (fo=1, routed)           0.514    12.649    whale/M_reg0_q[5]_i_2_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.773 r  whale/M_reg0_q[5]_i_1/O
                         net (fo=8, routed)           1.098    13.871    regfile/D[5]
    SLICE_X60Y94         FDRE                                         r  regfile/M_reg0_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.508    14.912    regfile/clk_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  regfile/M_reg0_q_reg[5]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)       -0.065    15.070    regfile/M_reg0_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg4_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.607ns  (logic 3.274ns (38.041%)  route 5.333ns (61.959%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.685    alu/_inferred__0/i__carry__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.000 r  alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.506    11.506    whale/data0[11]
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.307    11.813 f  whale/M_reg0_q[11]_i_5/O
                         net (fo=1, routed)           0.417    12.230    whale/M_reg0_q[11]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.354 r  whale/M_reg0_q[11]_i_2/O
                         net (fo=1, routed)           0.554    12.909    whale/M_reg0_q[11]_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  whale/M_reg0_q[11]_i_1/O
                         net (fo=8, routed)           0.783    13.816    regfile/D[11]
    SLICE_X62Y96         FDRE                                         r  regfile/M_reg4_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  regfile/M_reg4_q_reg[11]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.103    15.047    regfile/M_reg4_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg1_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 3.274ns (37.999%)  route 5.342ns (62.001%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.685    alu/_inferred__0/i__carry__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.000 r  alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.506    11.506    whale/data0[11]
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.307    11.813 f  whale/M_reg0_q[11]_i_5/O
                         net (fo=1, routed)           0.417    12.230    whale/M_reg0_q[11]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.354 r  whale/M_reg0_q[11]_i_2/O
                         net (fo=1, routed)           0.554    12.909    whale/M_reg0_q[11]_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  whale/M_reg0_q[11]_i_1/O
                         net (fo=8, routed)           0.792    13.825    regfile/D[11]
    SLICE_X62Y99         FDRE                                         r  regfile/M_reg1_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.510    14.914    regfile/clk_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  regfile/M_reg1_q_reg[11]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X62Y99         FDRE (Setup_fdre_C_D)       -0.081    15.070    regfile/M_reg1_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -13.825    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg2_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 3.274ns (37.949%)  route 5.353ns (62.051%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.685    alu/_inferred__0/i__carry__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.000 r  alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.506    11.506    whale/data0[11]
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.307    11.813 f  whale/M_reg0_q[11]_i_5/O
                         net (fo=1, routed)           0.417    12.230    whale/M_reg0_q[11]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.354 r  whale/M_reg0_q[11]_i_2/O
                         net (fo=1, routed)           0.554    12.909    whale/M_reg0_q[11]_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  whale/M_reg0_q[11]_i_1/O
                         net (fo=8, routed)           0.804    13.836    regfile/D[11]
    SLICE_X60Y98         FDRE                                         r  regfile/M_reg2_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  regfile/M_reg2_q_reg[11]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y98         FDRE (Setup_fdre_C_D)       -0.031    15.105    regfile/M_reg2_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -13.836    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg3_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.274ns (38.012%)  route 5.339ns (61.988%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.685    alu/_inferred__0/i__carry__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.000 r  alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.506    11.506    whale/data0[11]
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.307    11.813 f  whale/M_reg0_q[11]_i_5/O
                         net (fo=1, routed)           0.417    12.230    whale/M_reg0_q[11]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.354 r  whale/M_reg0_q[11]_i_2/O
                         net (fo=1, routed)           0.554    12.909    whale/M_reg0_q[11]_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  whale/M_reg0_q[11]_i_1/O
                         net (fo=8, routed)           0.789    13.822    regfile/D[11]
    SLICE_X60Y99         FDRE                                         r  regfile/M_reg3_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  regfile/M_reg3_q_reg[11]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)       -0.045    15.091    regfile/M_reg3_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg7_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 3.309ns (38.459%)  route 5.295ns (61.541%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.685    alu/_inferred__0/i__carry__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.802 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    alu/_inferred__0/i__carry__1_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.041 r  alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.466    11.507    whale/data0[14]
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.301    11.808 f  whale/M_reg0_q[14]_i_6/O
                         net (fo=1, routed)           0.462    12.270    whale/M_reg0_q[14]_i_6_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.394 r  whale/M_reg0_q[14]_i_2/O
                         net (fo=1, routed)           0.284    12.678    whale/M_reg0_q[14]_i_2_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.802 r  whale/M_reg0_q[14]_i_1/O
                         net (fo=8, routed)           1.011    13.813    regfile/D[14]
    SLICE_X60Y97         FDRE                                         r  regfile/M_reg7_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  regfile/M_reg7_q_reg[14]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y97         FDRE (Setup_fdre_C_D)       -0.054    15.082    regfile/M_reg7_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg1_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 3.283ns (38.572%)  route 5.228ns (61.428%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.685    alu/_inferred__0/i__carry__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.802 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    alu/_inferred__0/i__carry__1_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.021 r  alu/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.735    11.756    whale/data0[12]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.295    12.051 f  whale/M_reg0_q[12]_i_5/O
                         net (fo=1, routed)           0.162    12.213    whale/M_reg0_q[12]_i_5_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  whale/M_reg0_q[12]_i_2/O
                         net (fo=1, routed)           0.578    12.914    whale/M_reg0_q[12]_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.038 r  whale/M_reg0_q[12]_i_1/O
                         net (fo=8, routed)           0.682    13.720    regfile/D[12]
    SLICE_X58Y97         FDRE                                         r  regfile/M_reg1_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  regfile/M_reg1_q_reg[12]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)       -0.067    15.069    regfile/M_reg1_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg3_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 3.283ns (38.598%)  route 5.223ns (61.402%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.685    alu/_inferred__0/i__carry__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.802 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    alu/_inferred__0/i__carry__1_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.021 r  alu/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.735    11.756    whale/data0[12]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.295    12.051 f  whale/M_reg0_q[12]_i_5/O
                         net (fo=1, routed)           0.162    12.213    whale/M_reg0_q[12]_i_5_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.337 r  whale/M_reg0_q[12]_i_2/O
                         net (fo=1, routed)           0.578    12.914    whale/M_reg0_q[12]_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.038 r  whale/M_reg0_q[12]_i_1/O
                         net (fo=8, routed)           0.676    13.715    regfile/D[12]
    SLICE_X59Y97         FDRE                                         r  regfile/M_reg3_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  regfile/M_reg3_q_reg[12]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X59Y97         FDRE (Setup_fdre_C_D)       -0.067    15.069    regfile/M_reg3_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -13.715    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg0_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 2.749ns (32.312%)  route 5.759ns (67.688%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 f  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.176     6.863    whale/M_state_q[4]
    SLICE_X64Y94         LUT5 (Prop_lut5_I0_O)        0.324     7.187 r  whale/i__carry_i_13/O
                         net (fo=34, routed)          0.869     8.056    regfile/i__carry__1_i_4_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I2_O)        0.331     8.387 f  regfile/i__carry__0_i_19/O
                         net (fo=1, routed)           0.280     8.666    regfile/i__carry__0_i_19_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.790 r  regfile/i__carry__0_i_10/O
                         net (fo=7, routed)           0.866     9.656    regfile/M_alu_a[2]
    SLICE_X61Y96         LUT3 (Prop_lut3_I0_O)        0.152     9.808 f  regfile/out0_carry_i_5/O
                         net (fo=1, routed)           0.290    10.099    whale/out0_carry
    SLICE_X61Y95         LUT5 (Prop_lut5_I4_O)        0.332    10.431 r  whale/out0_carry_i_2/O
                         net (fo=1, routed)           0.000    10.431    alu/out0_carry__0_0[2]
    SLICE_X61Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.829 r  alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.829    alu/out0_carry_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.986 r  alu/out0_carry__0/CO[1]
                         net (fo=1, routed)           0.499    11.484    whale/CO[0]
    SLICE_X58Y95         LUT6 (Prop_lut6_I1_O)        0.329    11.813 r  whale/M_reg0_q[0]_i_2/O
                         net (fo=1, routed)           0.554    12.368    whale/M_reg0_q[0]_i_2_n_0
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.492 r  whale/M_reg0_q[0]_i_1/O
                         net (fo=8, routed)           1.225    13.717    regfile/D[0]
    SLICE_X60Y94         FDRE                                         r  regfile/M_reg0_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.508    14.912    regfile/clk_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  regfile/M_reg0_q_reg[0]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)       -0.061    15.074    regfile/M_reg0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 whale/M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg0_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 3.274ns (38.649%)  route 5.197ns (61.352%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.625     5.209    whale/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  whale/M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.478     5.687 r  whale/M_state_q_reg[4]/Q
                         net (fo=66, routed)          1.061     6.748    whale/M_state_q[4]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.323     7.071 r  whale/i__carry_i_33/O
                         net (fo=32, routed)          0.418     7.489    regfile/i__carry__2_i_14_1
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.326     7.815 f  regfile/M_reg0_q[15]_i_13/O
                         net (fo=1, routed)           0.000     7.815    regfile/M_reg0_q[15]_i_13_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     8.032 f  regfile/M_reg0_q_reg[15]_i_11/O
                         net (fo=2, routed)           0.508     8.540    whale/M_reg0_q_reg[6]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.839 r  whale/M_reg0_q[15]_i_6/O
                         net (fo=18, routed)          0.328     9.167    whale/M_reg0_q[15]_i_6_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.291 r  whale/i__carry_i_4/O
                         net (fo=1, routed)           0.756    10.048    alu/DI[1]
    SLICE_X60Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.568 r  alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.568    alu/_inferred__0/i__carry_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.685    alu/_inferred__0/i__carry__0_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.000 r  alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.506    11.506    whale/data0[11]
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.307    11.813 f  whale/M_reg0_q[11]_i_5/O
                         net (fo=1, routed)           0.417    12.230    whale/M_reg0_q[11]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.354 r  whale/M_reg0_q[11]_i_2/O
                         net (fo=1, routed)           0.554    12.909    whale/M_reg0_q[11]_i_2_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  whale/M_reg0_q[11]_i_1/O
                         net (fo=8, routed)           0.647    13.680    regfile/D[11]
    SLICE_X61Y99         FDRE                                         r  regfile/M_reg0_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.509    14.913    regfile/clk_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  regfile/M_reg0_q_reg[11]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)       -0.081    15.055    regfile/M_reg0_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  1.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.254ns (52.894%)  route 0.226ns (47.106%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  reset_button/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.104     1.777    reset_button/M_ctr_q_reg[3]
    SLICE_X55Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.822 f  reset_button/M_last_q_i_2/O
                         net (fo=2, routed)           0.122     1.944    reset_button/M_last_q_i_2_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.989 r  reset_button/M_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.989    reset_edge/M_reset_button_out
    SLICE_X55Y101        FDRE                                         r  reset_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.920     2.110    reset_edge/clk_IBUF_BUFG
    SLICE_X55Y101        FDRE                                         r  reset_edge/M_last_q_reg/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.091     1.950    reset_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.371ns (64.183%)  route 0.207ns (35.817%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  reset_button/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.206     1.879    reset_button/M_ctr_q_reg[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.033 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     2.034    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.087 r  reset_button/M_ctr_q_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.087    reset_button/M_ctr_q_reg[4]_i_1__3_n_7
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[4]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.384ns (64.971%)  route 0.207ns (35.029%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  reset_button/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.206     1.879    reset_button/M_ctr_q_reg[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.033 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     2.034    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.100 r  reset_button/M_ctr_q_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.100    reset_button/M_ctr_q_reg[4]_i_1__3_n_5
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[6]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.513%)  route 0.232ns (55.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.647     1.591    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  rng_sequence/rnd_gen/M_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  rng_sequence/rnd_gen/M_x_q_reg[17]/Q
                         net (fo=4, routed)           0.232     1.964    rng_sequence/rnd_gen/M_x_q[17]
    SLICE_X56Y99         LUT5 (Prop_lut5_I1_O)        0.045     2.009 r  rng_sequence/rnd_gen/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     2.009    rng_sequence/rnd_gen/M_w_q[17]_i_1_n_0
    SLICE_X56Y99         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.835     2.025    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  rng_sequence/rnd_gen/M_w_q_reg[17]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.120     1.895    rng_sequence/rnd_gen/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.407ns (66.283%)  route 0.207ns (33.717%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  reset_button/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.206     1.879    reset_button/M_ctr_q_reg[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.033 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     2.034    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.123 r  reset_button/M_ctr_q_reg[4]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.123    reset_button/M_ctr_q_reg[4]_i_1__3_n_6
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[5]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.409ns (66.393%)  route 0.207ns (33.607%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  reset_button/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.206     1.879    reset_button/M_ctr_q_reg[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.033 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     2.034    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.125 r  reset_button/M_ctr_q_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.125    reset_button/M_ctr_q_reg[4]_i_1__3_n_4
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  reset_button/M_ctr_q_reg[7]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.411ns (66.502%)  route 0.207ns (33.498%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  reset_button/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.206     1.879    reset_button/M_ctr_q_reg[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.033 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     2.034    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.074 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.074    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.127 r  reset_button/M_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.127    reset_button/M_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[8]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.238%)  route 0.234ns (55.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.647     1.591    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  rng_sequence/rnd_gen/M_x_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  rng_sequence/rnd_gen/M_x_q_reg[23]/Q
                         net (fo=2, routed)           0.234     1.967    rng_sequence/rnd_gen/M_x_q[23]
    SLICE_X57Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.012 r  rng_sequence/rnd_gen/M_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     2.012    rng_sequence/rnd_gen/M_w_q[23]_i_1_n_0
    SLICE_X57Y98         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.835     2.025    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X57Y98         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[23]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X57Y98         FDSE (Hold_fdse_C_D)         0.092     1.867    rng_sequence/rnd_gen/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset_button/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_button/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.424ns (67.192%)  route 0.207ns (32.808%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.509    reset_button/clk_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  reset_button/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  reset_button/M_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.206     1.879    reset_button/M_ctr_q_reg[3]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.033 r  reset_button/M_ctr_q_reg[0]_i_3__3/CO[3]
                         net (fo=1, routed)           0.001     2.034    reset_button/M_ctr_q_reg[0]_i_3__3_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.074 r  reset_button/M_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     2.074    reset_button/M_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.140 r  reset_button/M_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.140    reset_button/M_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.920     2.110    reset_button/clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  reset_button/M_ctr_q_reg[10]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.134     1.993    reset_button/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rng_sequence/rnd_gen/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng_sequence/rnd_gen/M_w_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.624%)  route 0.126ns (40.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.509    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X55Y99         FDSE                                         r  rng_sequence/rnd_gen/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  rng_sequence/rnd_gen/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.126     1.776    rng_sequence/rnd_gen/M_x_q[20]
    SLICE_X56Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  rng_sequence/rnd_gen/M_w_q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.821    rng_sequence/rnd_gen/M_w_q[20]_i_1_n_0
    SLICE_X56Y99         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.835     2.025    rng_sequence/rnd_gen/clk_IBUF_BUFG
    SLICE_X56Y99         FDSE                                         r  rng_sequence/rnd_gen/M_w_q_reg[20]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X56Y99         FDSE (Hold_fdse_C_D)         0.121     1.667    rng_sequence/rnd_gen/M_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   button_cond0/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   button_cond0/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   button_cond0/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y93   button_cond0/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y93   button_cond0/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y93   button_cond0/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y93   button_cond0/M_ctr_q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   button_cond0/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   button_cond0/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   regfile/M_reg0_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   regfile/M_reg0_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y96   regfile/M_reg0_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y94   regfile/M_reg0_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   regfile/M_reg3_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   regfile/M_reg4_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   rng_sequence/rnd_gen/M_x_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   rng_sequence/rnd_gen/M_y_q_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   rng_sequence/rnd_gen/M_y_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   regfile/M_reg1_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   button_cond0/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   button_cond0/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   button_cond0/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93   button_cond0/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93   button_cond0/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93   button_cond0/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93   button_cond0/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   button_cond1/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   button_cond1/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   button_cond1/M_ctr_q_reg[15]/C



