{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "13333@Altera.srv.aau.dk " "Can't contact license server \"13333@Altera.srv.aau.dk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1652621724441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652621724445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652621724446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 15:35:24 2022 " "Processing started: Sun May 15 15:35:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652621724446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621724446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ziggHard -c ziggHard " "Command: quartus_map --read_settings_files=on --write_settings_files=off ziggHard -c ziggHard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621724447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652621725061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652621725061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qCounter-behavioural " "Found design unit 1: qCounter-behavioural" {  } { { "qCounter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733900 ""} { "Info" "ISGN_ENTITY_NAME" "1 qCounter " "Found entity 1: qCounter" {  } { { "qCounter.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/qCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zigghard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zigghard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ziggHard-behavioural " "Found design unit 1: ziggHard-behavioural" {  } { { "ziggHard.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733905 ""} { "Info" "ISGN_ENTITY_NAME" "1 ziggHard " "Found entity 1: ziggHard" {  } { { "ziggHard.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHcontrol-behavioural " "Found design unit 1: ZHcontrol-behavioural" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733909 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZHcontrol " "Found entity 1: ZHcontrol" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux1-bhv " "Found design unit 1: Mux1-bhv" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733914 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zhdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zhdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZHdata-behavioural " "Found design unit 1: ZHdata-behavioural" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZHdata " "Found entity 1: ZHdata" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-bhv " "Found design unit 1: mux2-bhv" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733923 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-bhv " "Found design unit 1: mux3-bhv" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733927 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-bhv " "Found design unit 1: mux4-bhv" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733931 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6-bhv " "Found design unit 1: mux6-bhv" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733935 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-bhv " "Found design unit 1: mux5-bhv" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733939 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7-bhv " "Found design unit 1: mux7-bhv" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733944 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Found entity 1: mux7" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-bhv " "Found design unit 1: mux8-bhv" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux9-bhv " "Found design unit 1: mux9-bhv" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733952 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Found entity 1: mux9" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux10-bhv " "Found design unit 1: mux10-bhv" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733957 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Found entity 1: mux10" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux11-bhv " "Found design unit 1: mux11-bhv" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733961 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux11 " "Found entity 1: mux11" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux12-bhv " "Found design unit 1: mux12-bhv" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733965 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux12 " "Found entity 1: mux12" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux13-bhv " "Found design unit 1: mux13-bhv" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733970 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux13 " "Found entity 1: mux13" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux14-bhv " "Found design unit 1: mux14-bhv" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733974 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux14 " "Found entity 1: mux14" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux15-bhv " "Found design unit 1: mux15-bhv" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733978 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux15 " "Found entity 1: mux15" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult1-behavioural " "Found design unit 1: mult1-behavioural" {  } { { "mult1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733982 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult1 " "Found entity 1: mult1" {  } { { "mult1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733982 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult2 mult2.vhd " "Entity \"mult2\" obtained from \"mult2.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1652621733987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2-behavioural " "Found design unit 1: mult2-behavioural" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733987 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2 " "Found entity 1: mult2" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp1-behavioural " "Found design unit 1: comp1-behavioural" {  } { { "comp1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733991 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp1 " "Found entity 1: comp1" {  } { { "comp1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-behavioural " "Found design unit 1: add1-behavioural" {  } { { "add1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733995 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621733995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621733995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp2-behavioural " "Found design unit 1: comp2-behavioural" {  } { { "comp2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734000 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-bhv " "Found design unit 1: mux16-bhv" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734004 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux17-bhv " "Found design unit 1: mux17-bhv" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux17 " "Found entity 1: mux17" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux18-bhv " "Found design unit 1: mux18-bhv" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux18 " "Found entity 1: mux18" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux19-bhv " "Found design unit 1: mux19-bhv" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734017 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux19 " "Found entity 1: mux19" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux20-bhv " "Found design unit 1: mux20-bhv" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734022 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux20 " "Found entity 1: mux20" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-bhv " "Found design unit 1: mux21-bhv" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734027 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux22-bhv " "Found design unit 1: mux22-bhv" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734031 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux22 " "Found entity 1: mux22" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux23-bhv " "Found design unit 1: mux23-bhv" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734036 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux23 " "Found entity 1: mux23" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux24-bhv " "Found design unit 1: mux24-bhv" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734040 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux24 " "Found entity 1: mux24" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V1-behavioural " "Found design unit 1: V1-behavioural" {  } { { "V1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734044 ""} { "Info" "ISGN_ENTITY_NAME" "1 V1 " "Found entity 1: V1" {  } { { "V1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V2-behavioural " "Found design unit 1: V2-behavioural" {  } { { "V2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734048 ""} { "Info" "ISGN_ENTITY_NAME" "1 V2 " "Found entity 1: V2" {  } { { "V2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V3-behavioural " "Found design unit 1: V3-behavioural" {  } { { "V3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734052 ""} { "Info" "ISGN_ENTITY_NAME" "1 V3 " "Found entity 1: V3" {  } { { "V3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V4-behavioural " "Found design unit 1: V4-behavioural" {  } { { "V4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734057 ""} { "Info" "ISGN_ENTITY_NAME" "1 V4 " "Found entity 1: V4" {  } { { "V4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_33-Behavioral " "Found design unit 1: LFSR_33-Behavioral" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734061 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_33 " "Found entity 1: LFSR_33" {  } { { "LFSR_33.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/LFSR_33.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zighardlut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zighardlut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zighardlut-SYN " "Found design unit 1: zighardlut-SYN" {  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734065 ""} { "Info" "ISGN_ENTITY_NAME" "1 zighardLUT " "Found entity 1: zighardLUT" {  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zigghard_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zigghard_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zigghard_tb-behavior " "Found design unit 1: zigghard_tb-behavior" {  } { { "zigghard_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zigghard_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734069 ""} { "Info" "ISGN_ENTITY_NAME" "1 zigghard_tb " "Found entity 1: zigghard_tb" {  } { { "zigghard_tb.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zigghard_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ziggHard " "Elaborating entity \"ziggHard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652621734316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZHdata ZHdata:c1 " "Elaborating entity \"ZHdata\" for hierarchy \"ZHdata:c1\"" {  } { { "ziggHard.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734318 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "da ZHdata.vhd(148) " "VHDL Signal Declaration warning at ZHdata.vhd(148): used explicit default value for signal \"da\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "db ZHdata.vhd(149) " "VHDL Signal Declaration warning at ZHdata.vhd(149): used explicit default value for signal \"db\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ea ZHdata.vhd(150) " "VHDL Signal Declaration warning at ZHdata.vhd(150): used implicit default value for signal \"ea\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "eb ZHdata.vhd(150) " "VHDL Signal Declaration warning at ZHdata.vhd(150): used implicit default value for signal \"eb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A ZHdata.vhd(159) " "VHDL Signal Declaration warning at ZHdata.vhd(159): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 159 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "YmmYmminus1 ZHdata.vhd(161) " "VHDL Signal Declaration warning at ZHdata.vhd(161): used explicit default value for signal \"YmmYmminus1\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 161 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GRAD ZHdata.vhd(167) " "VHDL Signal Declaration warning at ZHdata.vhd(167): used explicit default value for signal \"GRAD\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 167 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one ZHdata.vhd(169) " "VHDL Signal Declaration warning at ZHdata.vhd(169): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 169 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ymax ZHdata.vhd(171) " "VHDL Signal Declaration warning at ZHdata.vhd(171): used explicit default value for signal \"ymax\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 171 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "yint ZHdata.vhd(173) " "VHDL Signal Declaration warning at ZHdata.vhd(173): used explicit default value for signal \"yint\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 173 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero ZHdata.vhd(175) " "VHDL Signal Declaration warning at ZHdata.vhd(175): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A0 ZHdata.vhd(177) " "VHDL Signal Declaration warning at ZHdata.vhd(177): used explicit default value for signal \"A0\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 177 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "twofivefive ZHdata.vhd(179) " "VHDL Signal Declaration warning at ZHdata.vhd(179): used explicit default value for signal \"twofivefive\" because signal was never assigned a value" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 179 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652621734320 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "xusqoutV ZHdata.vhd(185) " "Using initial value X (don't care) for net \"xusqoutV\" at ZHdata.vhd(185)" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 185 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734328 "|ziggHard|ZHdata:c1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "U1AoutV ZHdata.vhd(185) " "Using initial value X (don't care) for net \"U1AoutV\" at ZHdata.vhd(185)" {  } { { "ZHdata.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 185 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734328 "|ziggHard|ZHdata:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V1 ZHdata:c1\|V1:c1 " "Elaborating entity \"V1\" for hierarchy \"ZHdata:c1\|V1:c1\"" {  } { { "ZHdata.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 ZHdata:c1\|V1:c1\|mux16:c1 " "Elaborating entity \"mux16\" for hierarchy \"ZHdata:c1\|V1:c1\|mux16:c1\"" {  } { { "V1.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734355 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux16.vhd(15) " "VHDL Process Statement warning at mux16.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734356 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux16.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux16.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux16.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux16.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux16.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux16.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux16.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux16.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux16.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux16.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux16.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734357 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux16.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734358 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux16.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734358 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux16.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734358 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux16.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734358 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux16.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux16.vhd(19)" {  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734358 "|ziggHard|ZHdata:c1|V1:c1|mux16:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux17 ZHdata:c1\|V1:c1\|mux17:c2 " "Elaborating entity \"mux17\" for hierarchy \"ZHdata:c1\|V1:c1\|mux17:c2\"" {  } { { "V1.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V1.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734366 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xiout mux17.vhd(15) " "VHDL Process Statement warning at mux17.vhd(15): inferring latch(es) for signal or variable \"xiout\", which holds its previous value in one or more paths through the process" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734366 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outout mux17.vhd(15) " "VHDL Process Statement warning at mux17.vhd(15): inferring latch(es) for signal or variable \"outout\", which holds its previous value in one or more paths through the process" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734367 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yout mux17.vhd(15) " "VHDL Process Statement warning at mux17.vhd(15): inferring latch(es) for signal or variable \"yout\", which holds its previous value in one or more paths through the process" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734367 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[0\] mux17.vhd(15) " "Inferred latch for \"yout\[0\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734367 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[1\] mux17.vhd(15) " "Inferred latch for \"yout\[1\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734367 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[2\] mux17.vhd(15) " "Inferred latch for \"yout\[2\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734367 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[3\] mux17.vhd(15) " "Inferred latch for \"yout\[3\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734367 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[4\] mux17.vhd(15) " "Inferred latch for \"yout\[4\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734367 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[5\] mux17.vhd(15) " "Inferred latch for \"yout\[5\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734367 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[6\] mux17.vhd(15) " "Inferred latch for \"yout\[6\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[7\] mux17.vhd(15) " "Inferred latch for \"yout\[7\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[8\] mux17.vhd(15) " "Inferred latch for \"yout\[8\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[9\] mux17.vhd(15) " "Inferred latch for \"yout\[9\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[10\] mux17.vhd(15) " "Inferred latch for \"yout\[10\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[11\] mux17.vhd(15) " "Inferred latch for \"yout\[11\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[12\] mux17.vhd(15) " "Inferred latch for \"yout\[12\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[13\] mux17.vhd(15) " "Inferred latch for \"yout\[13\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[14\] mux17.vhd(15) " "Inferred latch for \"yout\[14\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[15\] mux17.vhd(15) " "Inferred latch for \"yout\[15\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[0\] mux17.vhd(15) " "Inferred latch for \"outout\[0\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[1\] mux17.vhd(15) " "Inferred latch for \"outout\[1\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[2\] mux17.vhd(15) " "Inferred latch for \"outout\[2\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[3\] mux17.vhd(15) " "Inferred latch for \"outout\[3\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[4\] mux17.vhd(15) " "Inferred latch for \"outout\[4\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[5\] mux17.vhd(15) " "Inferred latch for \"outout\[5\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[6\] mux17.vhd(15) " "Inferred latch for \"outout\[6\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[7\] mux17.vhd(15) " "Inferred latch for \"outout\[7\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734368 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[8\] mux17.vhd(15) " "Inferred latch for \"outout\[8\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[9\] mux17.vhd(15) " "Inferred latch for \"outout\[9\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[10\] mux17.vhd(15) " "Inferred latch for \"outout\[10\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[11\] mux17.vhd(15) " "Inferred latch for \"outout\[11\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[12\] mux17.vhd(15) " "Inferred latch for \"outout\[12\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[13\] mux17.vhd(15) " "Inferred latch for \"outout\[13\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[14\] mux17.vhd(15) " "Inferred latch for \"outout\[14\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outout\[15\] mux17.vhd(15) " "Inferred latch for \"outout\[15\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[0\] mux17.vhd(15) " "Inferred latch for \"xiout\[0\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[1\] mux17.vhd(15) " "Inferred latch for \"xiout\[1\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[2\] mux17.vhd(15) " "Inferred latch for \"xiout\[2\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[3\] mux17.vhd(15) " "Inferred latch for \"xiout\[3\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[4\] mux17.vhd(15) " "Inferred latch for \"xiout\[4\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[5\] mux17.vhd(15) " "Inferred latch for \"xiout\[5\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[6\] mux17.vhd(15) " "Inferred latch for \"xiout\[6\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[7\] mux17.vhd(15) " "Inferred latch for \"xiout\[7\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[8\] mux17.vhd(15) " "Inferred latch for \"xiout\[8\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[9\] mux17.vhd(15) " "Inferred latch for \"xiout\[9\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734369 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[10\] mux17.vhd(15) " "Inferred latch for \"xiout\[10\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734370 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[11\] mux17.vhd(15) " "Inferred latch for \"xiout\[11\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734370 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[12\] mux17.vhd(15) " "Inferred latch for \"xiout\[12\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734370 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[13\] mux17.vhd(15) " "Inferred latch for \"xiout\[13\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734370 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[14\] mux17.vhd(15) " "Inferred latch for \"xiout\[14\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734370 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xiout\[15\] mux17.vhd(15) " "Inferred latch for \"xiout\[15\]\" at mux17.vhd(15)" {  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734370 "|ziggHard|ZHdata:c1|V1:c1|mux17:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V2 ZHdata:c1\|V2:c2 " "Elaborating entity \"V2\" for hierarchy \"ZHdata:c1\|V2:c2\"" {  } { { "ZHdata.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux18 ZHdata:c1\|V2:c2\|mux18:c1 " "Elaborating entity \"mux18\" for hierarchy \"ZHdata:c1\|V2:c2\|mux18:c1\"" {  } { { "V2.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734389 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux18.vhd(15) " "VHDL Process Statement warning at mux18.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux18.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux18.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux18.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux18.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux18.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux18.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux18.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux18.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734390 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux18.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734391 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux18.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734391 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux18.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734391 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux18.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734391 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux18.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734391 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux18.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734391 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux18.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734391 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux18.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux18.vhd(19)" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734391 "|ziggHard|ZHdata:c1|V2:c2|mux18:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux19 ZHdata:c1\|V2:c2\|mux19:c2 " "Elaborating entity \"mux19\" for hierarchy \"ZHdata:c1\|V2:c2\|mux19:c2\"" {  } { { "V2.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734398 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1out mux19.vhd(15) " "VHDL Process Statement warning at mux19.vhd(15): inferring latch(es) for signal or variable \"U1out\", which holds its previous value in one or more paths through the process" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734399 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fxs1out mux19.vhd(15) " "VHDL Process Statement warning at mux19.vhd(15): inferring latch(es) for signal or variable \"fxs1out\", which holds its previous value in one or more paths through the process" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734399 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[0\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[0\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[1\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[1\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[2\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[2\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[3\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[3\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[4\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[4\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[5\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[5\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[6\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[6\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[7\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[7\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[8\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[8\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[9\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[9\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[10\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[10\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[11\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[11\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[12\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[12\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[13\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[13\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[14\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[14\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[15\] mux19.vhd(15) " "Inferred latch for \"fxs1out\[15\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[0\] mux19.vhd(15) " "Inferred latch for \"U1out\[0\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734400 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[1\] mux19.vhd(15) " "Inferred latch for \"U1out\[1\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[2\] mux19.vhd(15) " "Inferred latch for \"U1out\[2\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[3\] mux19.vhd(15) " "Inferred latch for \"U1out\[3\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[4\] mux19.vhd(15) " "Inferred latch for \"U1out\[4\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[5\] mux19.vhd(15) " "Inferred latch for \"U1out\[5\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[6\] mux19.vhd(15) " "Inferred latch for \"U1out\[6\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[7\] mux19.vhd(15) " "Inferred latch for \"U1out\[7\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[8\] mux19.vhd(15) " "Inferred latch for \"U1out\[8\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[9\] mux19.vhd(15) " "Inferred latch for \"U1out\[9\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[10\] mux19.vhd(15) " "Inferred latch for \"U1out\[10\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[11\] mux19.vhd(15) " "Inferred latch for \"U1out\[11\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[12\] mux19.vhd(15) " "Inferred latch for \"U1out\[12\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[13\] mux19.vhd(15) " "Inferred latch for \"U1out\[13\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[14\] mux19.vhd(15) " "Inferred latch for \"U1out\[14\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1out\[15\] mux19.vhd(15) " "Inferred latch for \"U1out\[15\]\" at mux19.vhd(15)" {  } { { "mux19.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux19.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734401 "|ziggHard|ZHdata:c1|V2:c2|mux19:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V3 ZHdata:c1\|V3:c3 " "Elaborating entity \"V3\" for hierarchy \"ZHdata:c1\|V3:c3\"" {  } { { "ZHdata.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux20 ZHdata:c1\|V3:c3\|mux20:c1 " "Elaborating entity \"mux20\" for hierarchy \"ZHdata:c1\|V3:c3\|mux20:c1\"" {  } { { "V3.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734420 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux20.vhd(15) " "VHDL Process Statement warning at mux20.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734420 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux20.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux20.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux20.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux20.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux20.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux20.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux20.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux20.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux20.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux20.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux20.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux20.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734421 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux20.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734422 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux20.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734422 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux20.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734422 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux20.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux20.vhd(19)" {  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734422 "|ziggHard|ZHdata:c1|V3:c3|mux20:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 ZHdata:c1\|V3:c3\|mux21:c2 " "Elaborating entity \"mux21\" for hierarchy \"ZHdata:c1\|V3:c3\|mux21:c2\"" {  } { { "V3.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V3.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734429 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iout mux21.vhd(15) " "VHDL Process Statement warning at mux21.vhd(15): inferring latch(es) for signal or variable \"iout\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734430 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ys1out mux21.vhd(15) " "VHDL Process Statement warning at mux21.vhd(15): inferring latch(es) for signal or variable \"ys1out\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734430 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fxout mux21.vhd(15) " "VHDL Process Statement warning at mux21.vhd(15): inferring latch(es) for signal or variable \"fxout\", which holds its previous value in one or more paths through the process" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734430 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[0\] mux21.vhd(15) " "Inferred latch for \"fxout\[0\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[1\] mux21.vhd(15) " "Inferred latch for \"fxout\[1\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[2\] mux21.vhd(15) " "Inferred latch for \"fxout\[2\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[3\] mux21.vhd(15) " "Inferred latch for \"fxout\[3\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[4\] mux21.vhd(15) " "Inferred latch for \"fxout\[4\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[5\] mux21.vhd(15) " "Inferred latch for \"fxout\[5\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[6\] mux21.vhd(15) " "Inferred latch for \"fxout\[6\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[7\] mux21.vhd(15) " "Inferred latch for \"fxout\[7\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[8\] mux21.vhd(15) " "Inferred latch for \"fxout\[8\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[9\] mux21.vhd(15) " "Inferred latch for \"fxout\[9\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[10\] mux21.vhd(15) " "Inferred latch for \"fxout\[10\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[11\] mux21.vhd(15) " "Inferred latch for \"fxout\[11\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734431 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[12\] mux21.vhd(15) " "Inferred latch for \"fxout\[12\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[13\] mux21.vhd(15) " "Inferred latch for \"fxout\[13\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[14\] mux21.vhd(15) " "Inferred latch for \"fxout\[14\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[15\] mux21.vhd(15) " "Inferred latch for \"fxout\[15\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[0\] mux21.vhd(15) " "Inferred latch for \"ys1out\[0\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[1\] mux21.vhd(15) " "Inferred latch for \"ys1out\[1\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[2\] mux21.vhd(15) " "Inferred latch for \"ys1out\[2\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[3\] mux21.vhd(15) " "Inferred latch for \"ys1out\[3\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[4\] mux21.vhd(15) " "Inferred latch for \"ys1out\[4\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[5\] mux21.vhd(15) " "Inferred latch for \"ys1out\[5\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[6\] mux21.vhd(15) " "Inferred latch for \"ys1out\[6\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[7\] mux21.vhd(15) " "Inferred latch for \"ys1out\[7\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[8\] mux21.vhd(15) " "Inferred latch for \"ys1out\[8\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[9\] mux21.vhd(15) " "Inferred latch for \"ys1out\[9\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[10\] mux21.vhd(15) " "Inferred latch for \"ys1out\[10\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[11\] mux21.vhd(15) " "Inferred latch for \"ys1out\[11\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[12\] mux21.vhd(15) " "Inferred latch for \"ys1out\[12\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[13\] mux21.vhd(15) " "Inferred latch for \"ys1out\[13\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734432 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[14\] mux21.vhd(15) " "Inferred latch for \"ys1out\[14\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1out\[15\] mux21.vhd(15) " "Inferred latch for \"ys1out\[15\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[0\] mux21.vhd(15) " "Inferred latch for \"iout\[0\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[1\] mux21.vhd(15) " "Inferred latch for \"iout\[1\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[2\] mux21.vhd(15) " "Inferred latch for \"iout\[2\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[3\] mux21.vhd(15) " "Inferred latch for \"iout\[3\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[4\] mux21.vhd(15) " "Inferred latch for \"iout\[4\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[5\] mux21.vhd(15) " "Inferred latch for \"iout\[5\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[6\] mux21.vhd(15) " "Inferred latch for \"iout\[6\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[7\] mux21.vhd(15) " "Inferred latch for \"iout\[7\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[8\] mux21.vhd(15) " "Inferred latch for \"iout\[8\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[9\] mux21.vhd(15) " "Inferred latch for \"iout\[9\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[10\] mux21.vhd(15) " "Inferred latch for \"iout\[10\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[11\] mux21.vhd(15) " "Inferred latch for \"iout\[11\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[12\] mux21.vhd(15) " "Inferred latch for \"iout\[12\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[13\] mux21.vhd(15) " "Inferred latch for \"iout\[13\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[14\] mux21.vhd(15) " "Inferred latch for \"iout\[14\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iout\[15\] mux21.vhd(15) " "Inferred latch for \"iout\[15\]\" at mux21.vhd(15)" {  } { { "mux21.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux21.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734433 "|ziggHard|ZHdata:c1|V3:c3|mux21:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V4 ZHdata:c1\|V4:c4 " "Elaborating entity \"V4\" for hierarchy \"ZHdata:c1\|V4:c4\"" {  } { { "ZHdata.vhd" "c4" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux22 ZHdata:c1\|V4:c4\|mux22:c1 " "Elaborating entity \"mux22\" for hierarchy \"ZHdata:c1\|V4:c4\|mux22:c1\"" {  } { { "V4.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734452 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux22.vhd(15) " "VHDL Process Statement warning at mux22.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734452 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux22.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux22.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux22.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux22.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux22.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux22.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux22.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux22.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux22.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux22.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux22.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux22.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux22.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux22.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux22.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux22.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux22.vhd(19)" {  } { { "mux22.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux22.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734453 "|ziggHard|ZHdata:c1|V4:c4|mux22:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux23 ZHdata:c1\|V4:c4\|mux23:c2 " "Elaborating entity \"mux23\" for hierarchy \"ZHdata:c1\|V4:c4\|mux23:c2\"" {  } { { "V4.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/V4.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734461 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1Aout mux23.vhd(15) " "VHDL Process Statement warning at mux23.vhd(15): inferring latch(es) for signal or variable \"U1Aout\", which holds its previous value in one or more paths through the process" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734461 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xusqout mux23.vhd(15) " "VHDL Process Statement warning at mux23.vhd(15): inferring latch(es) for signal or variable \"xusqout\", which holds its previous value in one or more paths through the process" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734461 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[0\] mux23.vhd(15) " "Inferred latch for \"xusqout\[0\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[1\] mux23.vhd(15) " "Inferred latch for \"xusqout\[1\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[2\] mux23.vhd(15) " "Inferred latch for \"xusqout\[2\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[3\] mux23.vhd(15) " "Inferred latch for \"xusqout\[3\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[4\] mux23.vhd(15) " "Inferred latch for \"xusqout\[4\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[5\] mux23.vhd(15) " "Inferred latch for \"xusqout\[5\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[6\] mux23.vhd(15) " "Inferred latch for \"xusqout\[6\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[7\] mux23.vhd(15) " "Inferred latch for \"xusqout\[7\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[8\] mux23.vhd(15) " "Inferred latch for \"xusqout\[8\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[9\] mux23.vhd(15) " "Inferred latch for \"xusqout\[9\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[10\] mux23.vhd(15) " "Inferred latch for \"xusqout\[10\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734462 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[11\] mux23.vhd(15) " "Inferred latch for \"xusqout\[11\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[12\] mux23.vhd(15) " "Inferred latch for \"xusqout\[12\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[13\] mux23.vhd(15) " "Inferred latch for \"xusqout\[13\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[14\] mux23.vhd(15) " "Inferred latch for \"xusqout\[14\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[15\] mux23.vhd(15) " "Inferred latch for \"xusqout\[15\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[0\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[0\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[1\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[1\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[2\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[2\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[3\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[3\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[4\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[4\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[5\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[5\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[6\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[6\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[7\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[7\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[8\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[8\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[9\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[9\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[10\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[10\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[11\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[11\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[12\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[12\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[13\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[13\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[14\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[14\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734463 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[15\] mux23.vhd(15) " "Inferred latch for \"U1Aout\[15\]\" at mux23.vhd(15)" {  } { { "mux23.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux23.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734464 "|ziggHard|ZHdata:c1|V4:c4|mux23:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_33 ZHdata:c1\|LFSR_33:c5 " "Elaborating entity \"LFSR_33\" for hierarchy \"ZHdata:c1\|LFSR_33:c5\"" {  } { { "ZHdata.vhd" "c5" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zighardLUT ZHdata:c1\|zighardLUT:c6 " "Elaborating entity \"zighardLUT\" for hierarchy \"ZHdata:c1\|zighardLUT:c6\"" {  } { { "ZHdata.vhd" "c6" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\"" {  } { { "zighardLUT.vhd" "altsyncram_component" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\"" {  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component " "Instantiated megafunction \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Ziggurat_LUT.mif " "Parameter \"init_file\" = \"Ziggurat_LUT.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621734579 ""}  } { { "zighardLUT.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/zighardLUT.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652621734579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1u3 " "Found entity 1: altsyncram_s1u3" {  } { { "db/altsyncram_s1u3.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/altsyncram_s1u3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621734639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1u3 ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\|altsyncram_s1u3:auto_generated " "Elaborating entity \"altsyncram_s1u3\" for hierarchy \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\|altsyncram_s1u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1 ZHdata:c1\|mult1:c7 " "Elaborating entity \"mult1\" for hierarchy \"ZHdata:c1\|mult1:c7\"" {  } { { "ZHdata.vhd" "c7" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 ZHdata:c1\|mult1:c7\|Mux1:c1 " "Elaborating entity \"Mux1\" for hierarchy \"ZHdata:c1\|mult1:c7\|Mux1:c1\"" {  } { { "mult1.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734691 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp Mux1.vhd(15) " "VHDL Process Statement warning at Mux1.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] Mux1.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at Mux1.vhd(19)" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734692 "|ziggHard|ZHdata:c1|mult1:c7|Mux1:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ZHdata:c1\|mult1:c7\|mux2:c2 " "Elaborating entity \"mux2\" for hierarchy \"ZHdata:c1\|mult1:c7\|mux2:c2\"" {  } { { "mult1.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734694 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux2.vhd(15) " "VHDL Process Statement warning at mux2.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux2.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux2.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux2.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux2.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux2.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux2.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux2.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux2.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux2.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734695 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux2.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734696 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux2.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734696 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux2.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734696 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux2.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734696 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux2.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734696 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux2.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734696 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux2.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux2.vhd(19)" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734696 "|ziggHard|ZHdata:c1|mult1:c7|mux2:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 ZHdata:c1\|mult1:c7\|mux3:c3 " "Elaborating entity \"mux3\" for hierarchy \"ZHdata:c1\|mult1:c7\|mux3:c3\"" {  } { { "mult1.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734703 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "U1Aout mux3.vhd(15) " "VHDL Process Statement warning at mux3.vhd(15): inferring latch(es) for signal or variable \"U1Aout\", which holds its previous value in one or more paths through the process" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "YS1out mux3.vhd(15) " "VHDL Process Statement warning at mux3.vhd(15): inferring latch(es) for signal or variable \"YS1out\", which holds its previous value in one or more paths through the process" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[0\] mux3.vhd(15) " "Inferred latch for \"YS1out\[0\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[1\] mux3.vhd(15) " "Inferred latch for \"YS1out\[1\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[2\] mux3.vhd(15) " "Inferred latch for \"YS1out\[2\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[3\] mux3.vhd(15) " "Inferred latch for \"YS1out\[3\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[4\] mux3.vhd(15) " "Inferred latch for \"YS1out\[4\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[5\] mux3.vhd(15) " "Inferred latch for \"YS1out\[5\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[6\] mux3.vhd(15) " "Inferred latch for \"YS1out\[6\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734704 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[7\] mux3.vhd(15) " "Inferred latch for \"YS1out\[7\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[8\] mux3.vhd(15) " "Inferred latch for \"YS1out\[8\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[9\] mux3.vhd(15) " "Inferred latch for \"YS1out\[9\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[10\] mux3.vhd(15) " "Inferred latch for \"YS1out\[10\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[11\] mux3.vhd(15) " "Inferred latch for \"YS1out\[11\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[12\] mux3.vhd(15) " "Inferred latch for \"YS1out\[12\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[13\] mux3.vhd(15) " "Inferred latch for \"YS1out\[13\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[14\] mux3.vhd(15) " "Inferred latch for \"YS1out\[14\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YS1out\[15\] mux3.vhd(15) " "Inferred latch for \"YS1out\[15\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[0\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[0\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[1\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[1\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[2\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[2\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[3\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[3\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[4\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[4\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[5\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[5\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[6\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[6\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[7\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[7\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[8\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[8\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[9\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[9\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[10\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[10\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[11\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[11\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734705 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[12\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[12\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734706 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[13\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[13\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734706 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[14\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[14\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734706 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "U1Aout\[15\] mux3.vhd(15) " "Inferred latch for \"U1Aout\[15\]\" at mux3.vhd(15)" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734706 "|ziggHard|ZHdata:c1|mult1:c7|mux3:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2 ZHdata:c1\|mult2:c8 " "Elaborating entity \"mult2\" for hierarchy \"ZHdata:c1\|mult2:c8\"" {  } { { "ZHdata.vhd" "c8" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 ZHdata:c1\|mult2:c8\|mux4:c1 " "Elaborating entity \"mux4\" for hierarchy \"ZHdata:c1\|mult2:c8\|mux4:c1\"" {  } { { "mult2.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734724 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux4.vhd(15) " "VHDL Process Statement warning at mux4.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux4.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux4.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux4.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux4.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux4.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux4.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux4.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux4.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux4.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux4.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux4.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux4.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux4.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux4.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux4.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux4.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux4.vhd(19)" {  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734725 "|ziggHard|ZHdata:c1|mult2:c8|mux4:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 ZHdata:c1\|mult2:c8\|mux5:c2 " "Elaborating entity \"mux5\" for hierarchy \"ZHdata:c1\|mult2:c8\|mux5:c2\"" {  } { { "mult2.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734734 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux5.vhd(15) " "VHDL Process Statement warning at mux5.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734734 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux5.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux5.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux5.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux5.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux5.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux5.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux5.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux5.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux5.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux5.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux5.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734735 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux5.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734737 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux5.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734737 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux5.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734737 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux5.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734737 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux5.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux5.vhd(19)" {  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734737 "|ziggHard|ZHdata:c1|mult2:c8|mux5:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 ZHdata:c1\|mult2:c8\|mux6:c3 " "Elaborating entity \"mux6\" for hierarchy \"ZHdata:c1\|mult2:c8\|mux6:c3\"" {  } { { "mult2.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734743 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xuout mux6.vhd(15) " "VHDL Process Statement warning at mux6.vhd(15): inferring latch(es) for signal or variable \"xuout\", which holds its previous value in one or more paths through the process" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734744 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fxs1out mux6.vhd(15) " "VHDL Process Statement warning at mux6.vhd(15): inferring latch(es) for signal or variable \"fxs1out\", which holds its previous value in one or more paths through the process" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734744 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xusqout mux6.vhd(15) " "VHDL Process Statement warning at mux6.vhd(15): inferring latch(es) for signal or variable \"xusqout\", which holds its previous value in one or more paths through the process" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734744 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[0\] mux6.vhd(15) " "Inferred latch for \"xusqout\[0\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734744 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[1\] mux6.vhd(15) " "Inferred latch for \"xusqout\[1\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734744 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[2\] mux6.vhd(15) " "Inferred latch for \"xusqout\[2\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734744 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[3\] mux6.vhd(15) " "Inferred latch for \"xusqout\[3\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734744 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[4\] mux6.vhd(15) " "Inferred latch for \"xusqout\[4\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734744 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[5\] mux6.vhd(15) " "Inferred latch for \"xusqout\[5\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[6\] mux6.vhd(15) " "Inferred latch for \"xusqout\[6\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[7\] mux6.vhd(15) " "Inferred latch for \"xusqout\[7\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[8\] mux6.vhd(15) " "Inferred latch for \"xusqout\[8\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[9\] mux6.vhd(15) " "Inferred latch for \"xusqout\[9\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[10\] mux6.vhd(15) " "Inferred latch for \"xusqout\[10\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[11\] mux6.vhd(15) " "Inferred latch for \"xusqout\[11\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[12\] mux6.vhd(15) " "Inferred latch for \"xusqout\[12\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[13\] mux6.vhd(15) " "Inferred latch for \"xusqout\[13\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[14\] mux6.vhd(15) " "Inferred latch for \"xusqout\[14\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xusqout\[15\] mux6.vhd(15) " "Inferred latch for \"xusqout\[15\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[0\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[0\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[1\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[1\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[2\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[2\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[3\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[3\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[4\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[4\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734745 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[5\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[5\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[6\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[6\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[7\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[7\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[8\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[8\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[9\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[9\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[10\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[10\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[11\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[11\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[12\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[12\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[13\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[13\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[14\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[14\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxs1out\[15\] mux6.vhd(15) " "Inferred latch for \"fxs1out\[15\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[0\] mux6.vhd(15) " "Inferred latch for \"xuout\[0\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[1\] mux6.vhd(15) " "Inferred latch for \"xuout\[1\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[2\] mux6.vhd(15) " "Inferred latch for \"xuout\[2\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[3\] mux6.vhd(15) " "Inferred latch for \"xuout\[3\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[4\] mux6.vhd(15) " "Inferred latch for \"xuout\[4\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[5\] mux6.vhd(15) " "Inferred latch for \"xuout\[5\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[6\] mux6.vhd(15) " "Inferred latch for \"xuout\[6\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[7\] mux6.vhd(15) " "Inferred latch for \"xuout\[7\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734746 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[8\] mux6.vhd(15) " "Inferred latch for \"xuout\[8\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734747 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[9\] mux6.vhd(15) " "Inferred latch for \"xuout\[9\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734747 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[10\] mux6.vhd(15) " "Inferred latch for \"xuout\[10\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734747 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[11\] mux6.vhd(15) " "Inferred latch for \"xuout\[11\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734747 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[12\] mux6.vhd(15) " "Inferred latch for \"xuout\[12\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734747 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[13\] mux6.vhd(15) " "Inferred latch for \"xuout\[13\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734747 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[14\] mux6.vhd(15) " "Inferred latch for \"xuout\[14\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734747 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xuout\[15\] mux6.vhd(15) " "Inferred latch for \"xuout\[15\]\" at mux6.vhd(15)" {  } { { "mux6.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux6.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734747 "|ziggHard|ZHdata:c1|mult2:c8|mux6:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 ZHdata:c1\|add1:c9 " "Elaborating entity \"add1\" for hierarchy \"ZHdata:c1\|add1:c9\"" {  } { { "ZHdata.vhd" "c9" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7 ZHdata:c1\|add1:c9\|mux7:c1 " "Elaborating entity \"mux7\" for hierarchy \"ZHdata:c1\|add1:c9\|mux7:c1\"" {  } { { "add1.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734766 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter mux7.vhd(26) " "VHDL Process Statement warning at mux7.vhd(26): signal \"inter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652621734767 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux7.vhd(19) " "VHDL Process Statement warning at mux7.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734767 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux7.vhd(19) " "Inferred latch for \"output\[0\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux7.vhd(19) " "Inferred latch for \"output\[1\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux7.vhd(19) " "Inferred latch for \"output\[2\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux7.vhd(19) " "Inferred latch for \"output\[3\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] mux7.vhd(19) " "Inferred latch for \"output\[4\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] mux7.vhd(19) " "Inferred latch for \"output\[5\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] mux7.vhd(19) " "Inferred latch for \"output\[6\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] mux7.vhd(19) " "Inferred latch for \"output\[7\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] mux7.vhd(19) " "Inferred latch for \"output\[8\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] mux7.vhd(19) " "Inferred latch for \"output\[9\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] mux7.vhd(19) " "Inferred latch for \"output\[10\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] mux7.vhd(19) " "Inferred latch for \"output\[11\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] mux7.vhd(19) " "Inferred latch for \"output\[12\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] mux7.vhd(19) " "Inferred latch for \"output\[13\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734768 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] mux7.vhd(19) " "Inferred latch for \"output\[14\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734769 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] mux7.vhd(19) " "Inferred latch for \"output\[15\]\" at mux7.vhd(19)" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734769 "|ziggHard|ZHdata:c1|add1:c9|mux7:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 ZHdata:c1\|add1:c9\|mux8:c2 " "Elaborating entity \"mux8\" for hierarchy \"ZHdata:c1\|add1:c9\|mux8:c2\"" {  } { { "add1.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734776 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux8.vhd(15) " "VHDL Process Statement warning at mux8.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux8.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux8.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux8.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux8.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux8.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux8.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux8.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux8.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux8.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734777 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux8.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734778 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux8.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734778 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux8.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734778 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux8.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734778 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux8.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734778 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux8.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734778 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux8.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux8.vhd(19)" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734778 "|ziggHard|ZHdata:c1|add1:c9|mux8:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux9 ZHdata:c1\|add1:c9\|mux9:c3 " "Elaborating entity \"mux9\" for hierarchy \"ZHdata:c1\|add1:c9\|mux9:c3\"" {  } { { "add1.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/add1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734785 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iplusout mux9.vhd(15) " "VHDL Process Statement warning at mux9.vhd(15): inferring latch(es) for signal or variable \"iplusout\", which holds its previous value in one or more paths through the process" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734786 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yout mux9.vhd(15) " "VHDL Process Statement warning at mux9.vhd(15): inferring latch(es) for signal or variable \"yout\", which holds its previous value in one or more paths through the process" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734786 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fxout mux9.vhd(15) " "VHDL Process Statement warning at mux9.vhd(15): inferring latch(es) for signal or variable \"fxout\", which holds its previous value in one or more paths through the process" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734786 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[0\] mux9.vhd(15) " "Inferred latch for \"fxout\[0\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[1\] mux9.vhd(15) " "Inferred latch for \"fxout\[1\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[2\] mux9.vhd(15) " "Inferred latch for \"fxout\[2\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[3\] mux9.vhd(15) " "Inferred latch for \"fxout\[3\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[4\] mux9.vhd(15) " "Inferred latch for \"fxout\[4\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[5\] mux9.vhd(15) " "Inferred latch for \"fxout\[5\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[6\] mux9.vhd(15) " "Inferred latch for \"fxout\[6\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[7\] mux9.vhd(15) " "Inferred latch for \"fxout\[7\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[8\] mux9.vhd(15) " "Inferred latch for \"fxout\[8\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[9\] mux9.vhd(15) " "Inferred latch for \"fxout\[9\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[10\] mux9.vhd(15) " "Inferred latch for \"fxout\[10\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[11\] mux9.vhd(15) " "Inferred latch for \"fxout\[11\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[12\] mux9.vhd(15) " "Inferred latch for \"fxout\[12\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[13\] mux9.vhd(15) " "Inferred latch for \"fxout\[13\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[14\] mux9.vhd(15) " "Inferred latch for \"fxout\[14\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fxout\[15\] mux9.vhd(15) " "Inferred latch for \"fxout\[15\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[0\] mux9.vhd(15) " "Inferred latch for \"yout\[0\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734787 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[1\] mux9.vhd(15) " "Inferred latch for \"yout\[1\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[2\] mux9.vhd(15) " "Inferred latch for \"yout\[2\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[3\] mux9.vhd(15) " "Inferred latch for \"yout\[3\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[4\] mux9.vhd(15) " "Inferred latch for \"yout\[4\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[5\] mux9.vhd(15) " "Inferred latch for \"yout\[5\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[6\] mux9.vhd(15) " "Inferred latch for \"yout\[6\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[7\] mux9.vhd(15) " "Inferred latch for \"yout\[7\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[8\] mux9.vhd(15) " "Inferred latch for \"yout\[8\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[9\] mux9.vhd(15) " "Inferred latch for \"yout\[9\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[10\] mux9.vhd(15) " "Inferred latch for \"yout\[10\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[11\] mux9.vhd(15) " "Inferred latch for \"yout\[11\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[12\] mux9.vhd(15) " "Inferred latch for \"yout\[12\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[13\] mux9.vhd(15) " "Inferred latch for \"yout\[13\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[14\] mux9.vhd(15) " "Inferred latch for \"yout\[14\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout\[15\] mux9.vhd(15) " "Inferred latch for \"yout\[15\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[0\] mux9.vhd(15) " "Inferred latch for \"iplusout\[0\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[1\] mux9.vhd(15) " "Inferred latch for \"iplusout\[1\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[2\] mux9.vhd(15) " "Inferred latch for \"iplusout\[2\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[3\] mux9.vhd(15) " "Inferred latch for \"iplusout\[3\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734788 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[4\] mux9.vhd(15) " "Inferred latch for \"iplusout\[4\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[5\] mux9.vhd(15) " "Inferred latch for \"iplusout\[5\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[6\] mux9.vhd(15) " "Inferred latch for \"iplusout\[6\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[7\] mux9.vhd(15) " "Inferred latch for \"iplusout\[7\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[8\] mux9.vhd(15) " "Inferred latch for \"iplusout\[8\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[9\] mux9.vhd(15) " "Inferred latch for \"iplusout\[9\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[10\] mux9.vhd(15) " "Inferred latch for \"iplusout\[10\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[11\] mux9.vhd(15) " "Inferred latch for \"iplusout\[11\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[12\] mux9.vhd(15) " "Inferred latch for \"iplusout\[12\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[13\] mux9.vhd(15) " "Inferred latch for \"iplusout\[13\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[14\] mux9.vhd(15) " "Inferred latch for \"iplusout\[14\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iplusout\[15\] mux9.vhd(15) " "Inferred latch for \"iplusout\[15\]\" at mux9.vhd(15)" {  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734789 "|ziggHard|ZHdata:c1|add1:c9|mux9:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp1 ZHdata:c1\|comp1:c10 " "Elaborating entity \"comp1\" for hierarchy \"ZHdata:c1\|comp1:c10\"" {  } { { "ZHdata.vhd" "c10" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10 ZHdata:c1\|comp1:c10\|mux10:c1 " "Elaborating entity \"mux10\" for hierarchy \"ZHdata:c1\|comp1:c10\|mux10:c1\"" {  } { { "comp1.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734808 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux10.vhd(15) " "VHDL Process Statement warning at mux10.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux10.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux10.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux10.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux10.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux10.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux10.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux10.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux10.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux10.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux10.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734809 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux10.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734810 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux10.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734810 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux10.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734810 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux10.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734810 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux10.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734810 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux10.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux10.vhd(19)" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734810 "|ziggHard|ZHdata:c1|comp1:c10|mux10:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux11 ZHdata:c1\|comp1:c10\|mux11:c2 " "Elaborating entity \"mux11\" for hierarchy \"ZHdata:c1\|comp1:c10\|mux11:c2\"" {  } { { "comp1.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734818 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux11.vhd(15) " "VHDL Process Statement warning at mux11.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734819 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux11.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734819 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux11.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734819 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux11.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734819 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux11.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734819 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux11.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734819 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux11.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734819 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux11.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux11.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux11.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux11.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux11.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux11.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux11.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux11.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux11.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux11.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux11.vhd(19)" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734820 "|ziggHard|ZHdata:c1|comp1:c10|mux11:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux12 ZHdata:c1\|comp1:c10\|mux12:c3 " "Elaborating entity \"mux12\" for hierarchy \"ZHdata:c1\|comp1:c10\|mux12:c3\"" {  } { { "comp1.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734827 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D3out mux12.vhd(15) " "VHDL Process Statement warning at mux12.vhd(15): inferring latch(es) for signal or variable \"D3out\", which holds its previous value in one or more paths through the process" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734828 "|ziggHard|ZHdata:c1|comp1:c10|mux12:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D4out mux12.vhd(15) " "VHDL Process Statement warning at mux12.vhd(15): inferring latch(es) for signal or variable \"D4out\", which holds its previous value in one or more paths through the process" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734828 "|ziggHard|ZHdata:c1|comp1:c10|mux12:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D4out mux12.vhd(15) " "Inferred latch for \"D4out\" at mux12.vhd(15)" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734828 "|ziggHard|ZHdata:c1|comp1:c10|mux12:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3out mux12.vhd(15) " "Inferred latch for \"D3out\" at mux12.vhd(15)" {  } { { "mux12.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux12.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734828 "|ziggHard|ZHdata:c1|comp1:c10|mux12:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2 ZHdata:c1\|comp2:c11 " "Elaborating entity \"comp2\" for hierarchy \"ZHdata:c1\|comp2:c11\"" {  } { { "ZHdata.vhd" "c11" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux13 ZHdata:c1\|comp2:c11\|mux13:c1 " "Elaborating entity \"mux13\" for hierarchy \"ZHdata:c1\|comp2:c11\|mux13:c1\"" {  } { { "comp2.vhd" "c1" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734849 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux13.vhd(15) " "VHDL Process Statement warning at mux13.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux13.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux13.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux13.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux13.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux13.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux13.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux13.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux13.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux13.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux13.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734850 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux13.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734851 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux13.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734851 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux13.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734851 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux13.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734851 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux13.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734851 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux13.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux13.vhd(19)" {  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734851 "|ziggHard|ZHdata:c1|comp2:c11|mux13:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux14 ZHdata:c1\|comp2:c11\|mux14:c2 " "Elaborating entity \"mux14\" for hierarchy \"ZHdata:c1\|comp2:c11\|mux14:c2\"" {  } { { "comp2.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734859 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outTemp mux14.vhd(15) " "VHDL Process Statement warning at mux14.vhd(15): inferring latch(es) for signal or variable \"outTemp\", which holds its previous value in one or more paths through the process" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734859 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[0\] mux14.vhd(19) " "Inferred latch for \"outTemp\[0\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[1\] mux14.vhd(19) " "Inferred latch for \"outTemp\[1\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[2\] mux14.vhd(19) " "Inferred latch for \"outTemp\[2\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[3\] mux14.vhd(19) " "Inferred latch for \"outTemp\[3\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[4\] mux14.vhd(19) " "Inferred latch for \"outTemp\[4\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[5\] mux14.vhd(19) " "Inferred latch for \"outTemp\[5\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[6\] mux14.vhd(19) " "Inferred latch for \"outTemp\[6\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[7\] mux14.vhd(19) " "Inferred latch for \"outTemp\[7\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[8\] mux14.vhd(19) " "Inferred latch for \"outTemp\[8\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[9\] mux14.vhd(19) " "Inferred latch for \"outTemp\[9\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734860 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[10\] mux14.vhd(19) " "Inferred latch for \"outTemp\[10\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734861 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[11\] mux14.vhd(19) " "Inferred latch for \"outTemp\[11\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734861 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[12\] mux14.vhd(19) " "Inferred latch for \"outTemp\[12\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734861 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[13\] mux14.vhd(19) " "Inferred latch for \"outTemp\[13\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734861 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[14\] mux14.vhd(19) " "Inferred latch for \"outTemp\[14\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734861 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outTemp\[15\] mux14.vhd(19) " "Inferred latch for \"outTemp\[15\]\" at mux14.vhd(19)" {  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734861 "|ziggHard|ZHdata:c1|comp2:c11|mux14:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux15 ZHdata:c1\|comp2:c11\|mux15:c3 " "Elaborating entity \"mux15\" for hierarchy \"ZHdata:c1\|comp2:c11\|mux15:c3\"" {  } { { "comp2.vhd" "c3" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp2.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734869 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1out mux15.vhd(15) " "VHDL Process Statement warning at mux15.vhd(15): inferring latch(es) for signal or variable \"D1out\", which holds its previous value in one or more paths through the process" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734869 "|ziggHard|ZHdata:c1|comp2:c11|mux15:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2out mux15.vhd(15) " "VHDL Process Statement warning at mux15.vhd(15): inferring latch(es) for signal or variable \"D2out\", which holds its previous value in one or more paths through the process" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734869 "|ziggHard|ZHdata:c1|comp2:c11|mux15:c3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D5out mux15.vhd(15) " "VHDL Process Statement warning at mux15.vhd(15): inferring latch(es) for signal or variable \"D5out\", which holds its previous value in one or more paths through the process" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734869 "|ziggHard|ZHdata:c1|comp2:c11|mux15:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D5out mux15.vhd(15) " "Inferred latch for \"D5out\" at mux15.vhd(15)" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734869 "|ziggHard|ZHdata:c1|comp2:c11|mux15:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2out mux15.vhd(15) " "Inferred latch for \"D2out\" at mux15.vhd(15)" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734870 "|ziggHard|ZHdata:c1|comp2:c11|mux15:c3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1out mux15.vhd(15) " "Inferred latch for \"D1out\" at mux15.vhd(15)" {  } { { "mux15.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux15.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621734870 "|ziggHard|ZHdata:c1|comp2:c11|mux15:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24 ZHdata:c1\|mux24:c12 " "Elaborating entity \"mux24\" for hierarchy \"ZHdata:c1\|mux24:c12\"" {  } { { "ZHdata.vhd" "c12" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHdata.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734877 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter mux24.vhd(23) " "VHDL Process Statement warning at mux24.vhd(23): signal \"inter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652621734877 "|ziggHard|ZHdata:c1|mux24:c12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inter mux24.vhd(25) " "VHDL Process Statement warning at mux24.vhd(25): signal \"inter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652621734878 "|ziggHard|ZHdata:c1|mux24:c12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux24.vhd(18) " "VHDL Process Statement warning at mux24.vhd(18): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "mux24.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux24.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652621734878 "|ziggHard|ZHdata:c1|mux24:c12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZHcontrol ZHcontrol:c2 " "Elaborating entity \"ZHcontrol\" for hierarchy \"ZHcontrol:c2\"" {  } { { "ziggHard.vhd" "c2" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qCounter ZHcontrol:c2\|qCounter:Q " "Elaborating entity \"qCounter\" for hierarchy \"ZHcontrol:c2\|qCounter:Q\"" {  } { { "ZHcontrol.vhd" "Q" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621734895 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[15\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[15\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[14\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[14\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[13\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[13\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[12\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[12\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[11\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[11\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[10\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[10\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[9\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[9\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[8\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[8\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[7\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[7\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[6\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[6\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[5\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[5\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[4\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[4\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[3\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[3\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[2\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[2\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[1\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[1\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[0\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux10:c1\|outTemp\[0\]\" is permanently enabled" {  } { { "mux10.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux10.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux11:c2\|outTemp\[6\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux11:c2\|outTemp\[6\]\" is permanently enabled" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux11:c2\|outTemp\[5\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux11:c2\|outTemp\[5\]\" is permanently enabled" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux11:c2\|outTemp\[4\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux11:c2\|outTemp\[4\]\" is permanently enabled" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|comp1:c10\|mux11:c2\|outTemp\[3\] " "LATCH primitive \"ZHdata:c1\|comp1:c10\|mux11:c2\|outTemp\[3\]\" is permanently enabled" {  } { { "mux11.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux11.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[15\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[15\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[12\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[12\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[11\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[11\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[8\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[8\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[7\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[7\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[6\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[6\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[5\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[5\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[14\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[14\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[13\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[13\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[10\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[10\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[9\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[9\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[4\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[4\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[3\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[3\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[2\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[2\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[1\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[1\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[0\] " "LATCH primitive \"ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[0\]\" is permanently enabled" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[0\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[0\]\" is permanently enabled" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[2\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[2\]\" is permanently enabled" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[4\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[4\]\" is permanently enabled" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[6\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[6\]\" is permanently enabled" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[7\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[7\]\" is permanently enabled" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[9\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|Mux1:c1\|outTemp\[9\]\" is permanently enabled" {  } { { "Mux1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/Mux1.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[0\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[0\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[1\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[1\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[2\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[2\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[3\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[3\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[4\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[4\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[5\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[5\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[6\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[6\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[7\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[7\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[8\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[8\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[9\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[9\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[10\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[10\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[11\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[11\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[12\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[12\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[13\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[13\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[14\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[14\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[15\] " "LATCH primitive \"ZHdata:c1\|mult1:c7\|mux2:c2\|outTemp\[15\]\" is permanently enabled" {  } { { "mux2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux2.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652621735298 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ZHdata:c1\|mult2:c8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ZHdata:c1\|mult2:c8\|Mult0\"" {  } { { "mult2.vhd" "Mult0" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652621735370 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ZHdata:c1\|mult1:c7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ZHdata:c1\|mult1:c7\|Mult0\"" {  } { { "mult1.vhd" "Mult0" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652621735370 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652621735370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ZHdata:c1\|mult2:c8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ZHdata:c1\|mult2:c8\|lpm_mult:Mult0\"" {  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621735448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ZHdata:c1\|mult2:c8\|lpm_mult:Mult0 " "Instantiated megafunction \"ZHdata:c1\|mult2:c8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735448 ""}  } { { "mult2.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult2.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652621735448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621735501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621735501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ZHdata:c1\|mult1:c7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ZHdata:c1\|mult1:c7\|lpm_mult:Mult0\"" {  } { { "mult1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621735556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ZHdata:c1\|mult1:c7\|lpm_mult:Mult0 " "Instantiated megafunction \"ZHdata:c1\|mult1:c7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735556 ""}  } { { "mult1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mult1.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652621735556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/mult_26t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652621735611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621735611 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[2\] ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Duplicate LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[2\]\" merged with LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\]\"" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[3\] ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Duplicate LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[3\]\" merged with LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\]\"" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[4\] ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Duplicate LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[4\]\" merged with LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\]\"" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[9\] ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Duplicate LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[9\]\" merged with LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\]\"" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[10\] ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Duplicate LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[10\]\" merged with LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\]\"" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[13\] ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Duplicate LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[13\]\" merged with LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\]\"" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[14\] ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Duplicate LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[14\]\" merged with LATCH primitive \"ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\]\"" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[10\] ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\] " "Duplicate LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[10\]\" merged with LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\]\"" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[11\] ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\] " "Duplicate LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[11\]\" merged with LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\]\"" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[12\] ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\] " "Duplicate LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[12\]\" merged with LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\]\"" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[13\] ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\] " "Duplicate LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[13\]\" merged with LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\]\"" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[14\] ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\] " "Duplicate LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[14\]\" merged with LATCH primitive \"ZHdata:c1\|mult1:c7\|mux3:c3\|YS1out\[15\]\"" {  } { { "mux3.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux3.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1652621735940 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1652621735940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[0\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735941 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[1\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735941 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[2\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735941 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[3\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735941 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[4\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735941 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[5\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735941 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[6\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735941 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[7\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735941 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[8\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[9\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[10\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[11\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[12\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[13\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[14\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[15\] " "Latch ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux16_17\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[0\] " "Latch ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[0\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[15\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[15\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[14\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735942 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[14\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[13\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[13\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[12\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[12\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[11\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[11\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[10\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[10\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[9\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[9\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[8\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[8\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[7\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[7\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[6\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735943 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[6\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[5\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[5\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[4\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[4\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[3\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[3\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[2\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[2\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[1\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[1\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[0\] " "Latch ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[0\] " "Latch ZHdata:c1\|comp2:c11\|mux14:c2\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux13_15\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux14.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux14.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Latch ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[1\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[2\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735944 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[3\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[4\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[5\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[6\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[7\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[8\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[9\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[10\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[11\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[12\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[13\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[14\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|add1:c9\|mux7:c1\|output\[15\] " "Latch ZHdata:c1\|add1:c9\|mux7:c1\|output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux7_9\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux7_9\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735945 ""}  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[0\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[1\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[2\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[3\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[4\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[5\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[6\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[7\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[8\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[9\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[10\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[11\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[12\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[13\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[14\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735946 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[15\] " "Latch ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[0\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[1\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[2\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[3\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[4\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[5\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[6\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[7\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[8\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[9\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[10\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[11\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735947 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[12\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[13\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[14\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[15\] " "Latch ZHdata:c1\|mult2:c8\|mux5:c2\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux4_6\[0\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux4_6\[0\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[0\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[1\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[2\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[3\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[4\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[5\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[6\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735948 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[7\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[15\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[14\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[13\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[12\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[11\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[10\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[9\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[8\] " "Latch ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ZHcontrol:c2\|mux20_21\[1\] " "Ports D and ENA on the latch are fed by the same signal ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652621735949 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652621735949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652621736153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652621736925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652621736925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "775 " "Implemented 775 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652621737017 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652621737017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "735 " "Implemented 735 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652621737017 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1652621737017 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652621737017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652621737017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 345 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 345 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652621737058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 15:35:37 2022 " "Processing ended: Sun May 15 15:35:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652621737058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652621737058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652621737058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652621737058 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "13333@Altera.srv.aau.dk " "Can't contact license server \"13333@Altera.srv.aau.dk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1652621738087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652621738334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652621738336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 15:35:37 2022 " "Processing started: Sun May 15 15:35:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652621738336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652621738336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ziggHard -c ziggHard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ziggHard -c ziggHard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652621738336 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652621738482 ""}
{ "Info" "0" "" "Project  = ziggHard" {  } {  } 0 0 "Project  = ziggHard" 0 0 "Fitter" 0 0 1652621738482 ""}
{ "Info" "0" "" "Revision = ziggHard" {  } {  } 0 0 "Revision = ziggHard" 0 0 "Fitter" 0 0 1652621738482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652621738554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652621738554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ziggHard EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ziggHard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652621738565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652621738618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652621738618 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\|altsyncram_s1u3:auto_generated\|ram_block1a0 " "Atom \"ZHdata:c1\|zighardLUT:c6\|altsyncram:altsyncram_component\|altsyncram_s1u3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1652621738671 "|ziggHard|ZHdata:c1|zighardLUT:c6|altsyncram:altsyncram_component|altsyncram_s1u3:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1652621738671 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652621738924 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652621738932 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652621739235 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652621739235 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652621739238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652621739238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652621739238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652621739238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652621739238 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652621739238 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652621739240 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1652621739319 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652621739966 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "330 " "The Timing Analyzer is analyzing 330 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652621740186 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ziggHard.sdc " "Synopsys Design Constraints File file not found: 'ziggHard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652621740187 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652621740187 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652621740196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652621740198 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652621740199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHcontrol:c2\|mux16_17\[1\] " "Destination node ZHcontrol:c2\|mux16_17\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHcontrol:c2\|mux13_15\[1\] " "Destination node ZHcontrol:c2\|mux13_15\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHcontrol:c2\|mux4_6\[1\] " "Destination node ZHcontrol:c2\|mux4_6\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHcontrol:c2\|mux7_9\[1\] " "Destination node ZHcontrol:c2\|mux7_9\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHcontrol:c2\|mux20_21\[1\] " "Destination node ZHcontrol:c2\|mux20_21\[1\]" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652621740253 ""}  } { { "ziggHard.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ziggHard.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHcontrol:c2\|mux18_19\[0\]  " "Automatically promoted node ZHcontrol:c2\|mux18_19\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[0\]~0 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[0\]~0" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHcontrol:c2\|mux18_19\[0\]~0 " "Destination node ZHcontrol:c2\|mux18_19\[0\]~0" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[1\]~1 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[1\]~1" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[2\]~2 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[2\]~2" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[3\]~3 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[3\]~3" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[4\]~4 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[4\]~4" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[5\]~5 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[5\]~5" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[6\]~6 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[6\]~6" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[7\]~7 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[7\]~7" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[8\]~8 " "Destination node ZHdata:c1\|V2:c2\|mux18:c1\|outTemp\[8\]~8" {  } { { "mux18.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux18.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740253 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1652621740253 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652621740253 ""}  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[15\]~9  " "Automatically promoted node ZHdata:c1\|comp2:c11\|mux13:c1\|outTemp\[15\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux13.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux13.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[15\]~1  " "Automatically promoted node ZHdata:c1\|mult2:c8\|mux4:c1\|outTemp\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[15\]~0  " "Automatically promoted node ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|add1:c9\|mux9:c3\|Equal1~0  " "Automatically promoted node ZHdata:c1\|add1:c9\|mux9:c3\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux7:c1\|Add0~33 " "Destination node ZHdata:c1\|add1:c9\|mux7:c1\|Add0~33" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux7:c1\|Add0~34 " "Destination node ZHdata:c1\|add1:c9\|mux7:c1\|Add0~34" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux7:c1\|Add0~37 " "Destination node ZHdata:c1\|add1:c9\|mux7:c1\|Add0~37" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux7:c1\|Add0~38 " "Destination node ZHdata:c1\|add1:c9\|mux7:c1\|Add0~38" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|add1:c9\|mux9:c3\|Equal1~2  " "Automatically promoted node ZHdata:c1\|add1:c9\|mux9:c3\|Equal1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|mult2:c8\|mux4:c1\|Equal0~0  " "Automatically promoted node ZHdata:c1\|mult2:c8\|mux4:c1\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux4.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux4.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|mult2:c8\|mux5:c2\|Equal1~0  " "Automatically promoted node ZHdata:c1\|mult2:c8\|mux5:c2\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux5.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux5.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[15\]~8  " "Automatically promoted node ZHdata:c1\|V1:c1\|mux16:c1\|outTemp\[15\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux16.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux16.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|V1:c1\|mux17:c2\|Equal1~0  " "Automatically promoted node ZHdata:c1\|V1:c1\|mux17:c2\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740254 ""}  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|V1:c1\|mux17:c2\|Equal1~1  " "Automatically promoted node ZHdata:c1\|V1:c1\|mux17:c2\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|V1:c1\|mux17:c2\|Equal1~2  " "Automatically promoted node ZHdata:c1\|V1:c1\|mux17:c2\|Equal1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "mux17.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux17.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|V3:c3\|mux20:c1\|Equal1~0  " "Automatically promoted node ZHdata:c1\|V3:c3\|mux20:c1\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|V3:c3\|mux20:c1\|Equal1~1  " "Automatically promoted node ZHdata:c1\|V3:c3\|mux20:c1\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|V3:c3\|mux20:c1\|Equal1~2  " "Automatically promoted node ZHdata:c1\|V3:c3\|mux20:c1\|Equal1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[15\]~17  " "Automatically promoted node ZHdata:c1\|V3:c3\|mux20:c1\|outTemp\[15\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "mux20.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux20.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHcontrol:c2\|mux1_3\[0\]  " "Automatically promoted node ZHcontrol:c2\|mux1_3\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|mult1:c7\|lpm_mult:Mult0\|mult_26t:auto_generated\|mac_mult1 " "Destination node ZHdata:c1\|mult1:c7\|lpm_mult:Mult0\|mult_26t:auto_generated\|mac_mult1" {  } { { "db/mult_26t.tdf" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/db/mult_26t.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHcontrol:c2\|mux1_3\[0\]~1 " "Destination node ZHcontrol:c2\|mux1_3\[0\]~1" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHdata:c1\|add1:c9\|mux9:c3\|Equal1~1  " "Automatically promoted node ZHdata:c1\|add1:c9\|mux9:c3\|Equal1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux7:c1\|Add0~33 " "Destination node ZHdata:c1\|add1:c9\|mux7:c1\|Add0~33" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux7:c1\|Add0~34 " "Destination node ZHdata:c1\|add1:c9\|mux7:c1\|Add0~34" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux7:c1\|Add0~37 " "Destination node ZHdata:c1\|add1:c9\|mux7:c1\|Add0~37" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux7:c1\|Add0~38 " "Destination node ZHdata:c1\|add1:c9\|mux7:c1\|Add0~38" {  } { { "mux7.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux7.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[0\] " "Destination node ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[0\]" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\] " "Destination node ZHdata:c1\|add1:c9\|mux8:c2\|outTemp\[1\]" {  } { { "mux8.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux8.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "mux9.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/mux9.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ZHcontrol:c2\|mux10_12\[0\]  " "Automatically promoted node ZHcontrol:c2\|mux10_12\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|comp1:c10\|compout " "Destination node ZHdata:c1\|comp1:c10\|compout" {  } { { "comp1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHdata:c1\|comp1:c10\|Equal1~4 " "Destination node ZHdata:c1\|comp1:c10\|Equal1~4" {  } { { "comp1.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/comp1.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ZHcontrol:c2\|mux10_12\[0\]~1 " "Destination node ZHcontrol:c2\|mux10_12\[0\]~1" {  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1652621740255 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1652621740255 ""}  } { { "ZHcontrol.vhd" "" { Text "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/ZHcontrol.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652621740255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652621740502 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652621740503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652621740503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652621740504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652621740504 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652621740505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652621740547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652621740548 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652621740548 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 2 17 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 2 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1652621740550 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1652621740550 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652621740550 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652621740551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652621740551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652621740551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652621740551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652621740551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652621740551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652621740551 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1652621740551 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1652621740551 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652621740551 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652621740648 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652621740653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652621742556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652621742792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652621742829 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652621747821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652621747821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652621748075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652621751304 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652621751304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652621756400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652621756400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652621756404 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652621756522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652621756532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652621756770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652621756771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652621756994 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652621757373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/output_files/ziggHard.fit.smsg " "Generated suppressed messages file C:/Users/fivan/Documents/GitHub/P8_code/Ziggurat/VHDLhard/output_files/ziggHard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652621757808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5821 " "Peak virtual memory: 5821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652621758174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 15:35:58 2022 " "Processing ended: Sun May 15 15:35:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652621758174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652621758174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652621758174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652621758174 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "13333@Altera.srv.aau.dk " "Can't contact license server \"13333@Altera.srv.aau.dk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1652621759265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652621759268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652621759269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 15:35:59 2022 " "Processing started: Sun May 15 15:35:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652621759269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652621759269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ziggHard -c ziggHard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ziggHard -c ziggHard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652621759269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652621759577 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652621761828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652621761926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652621762208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 15:36:02 2022 " "Processing ended: Sun May 15 15:36:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652621762208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652621762208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652621762208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652621762208 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652621762860 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "13333@Altera.srv.aau.dk " "Can't contact license server \"13333@Altera.srv.aau.dk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1652621763222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652621763429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652621763431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 15:36:03 2022 " "Processing started: Sun May 15 15:36:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652621763431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652621763431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ziggHard -c ziggHard " "Command: quartus_sta ziggHard -c ziggHard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652621763431 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652621763586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652621764066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652621764066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621764126 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621764126 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "330 " "The Timing Analyzer is analyzing 330 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652621764514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ziggHard.sdc " "Synopsys Design Constraints File file not found: 'ziggHard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652621764536 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621764537 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ZHcontrol:c2\|mux13_15\[0\] ZHcontrol:c2\|mux13_15\[0\] " "create_clock -period 1.000 -name ZHcontrol:c2\|mux13_15\[0\] ZHcontrol:c2\|mux13_15\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ZHcontrol:c2\|mux10_12\[0\] ZHcontrol:c2\|mux10_12\[0\] " "create_clock -period 1.000 -name ZHcontrol:c2\|mux10_12\[0\] ZHcontrol:c2\|mux10_12\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ZHcontrol:c2\|mux16_17\[0\] ZHcontrol:c2\|mux16_17\[0\] " "create_clock -period 1.000 -name ZHcontrol:c2\|mux16_17\[0\] ZHcontrol:c2\|mux16_17\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ZHcontrol:c2\|mux20_21\[0\] ZHcontrol:c2\|mux20_21\[0\] " "create_clock -period 1.000 -name ZHcontrol:c2\|mux20_21\[0\] ZHcontrol:c2\|mux20_21\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ZHcontrol:c2\|mux1_3\[0\] ZHcontrol:c2\|mux1_3\[0\] " "create_clock -period 1.000 -name ZHcontrol:c2\|mux1_3\[0\] ZHcontrol:c2\|mux1_3\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ZHcontrol:c2\|mux7_9\[0\] ZHcontrol:c2\|mux7_9\[0\] " "create_clock -period 1.000 -name ZHcontrol:c2\|mux7_9\[0\] ZHcontrol:c2\|mux7_9\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ZHcontrol:c2\|mux18_19\[0\] ZHcontrol:c2\|mux18_19\[0\] " "create_clock -period 1.000 -name ZHcontrol:c2\|mux18_19\[0\] ZHcontrol:c2\|mux18_19\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ZHcontrol:c2\|mux4_6\[0\] ZHcontrol:c2\|mux4_6\[0\] " "create_clock -period 1.000 -name ZHcontrol:c2\|mux4_6\[0\] ZHcontrol:c2\|mux4_6\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652621764539 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652621764539 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652621764543 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652621764546 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652621764547 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652621764555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652621764607 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652621764607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.536 " "Worst-case setup slack is -9.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.536            -102.910 ZHcontrol:c2\|mux1_3\[0\]  " "   -9.536            -102.910 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.750            -251.170 ZHcontrol:c2\|mux7_9\[0\]  " "   -8.750            -251.170 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.493            -313.070 ZHcontrol:c2\|mux4_6\[0\]  " "   -6.493            -313.070 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.209            -113.561 ZHcontrol:c2\|mux16_17\[0\]  " "   -6.209            -113.561 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.151            -271.793 clk  " "   -6.151            -271.793 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.299            -144.647 ZHcontrol:c2\|mux13_15\[0\]  " "   -5.299            -144.647 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.601            -107.585 ZHcontrol:c2\|mux20_21\[0\]  " "   -3.601            -107.585 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614             -34.027 ZHcontrol:c2\|mux18_19\[0\]  " "   -1.614             -34.027 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.141              -1.754 ZHcontrol:c2\|mux10_12\[0\]  " "   -1.141              -1.754 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621764609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.902 " "Worst-case hold slack is -0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902              -3.602 ZHcontrol:c2\|mux18_19\[0\]  " "   -0.902              -3.602 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -3.037 ZHcontrol:c2\|mux16_17\[0\]  " "   -0.879              -3.037 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 ZHcontrol:c2\|mux7_9\[0\]  " "    0.157               0.000 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 ZHcontrol:c2\|mux20_21\[0\]  " "    0.218               0.000 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 ZHcontrol:c2\|mux10_12\[0\]  " "    0.262               0.000 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 ZHcontrol:c2\|mux13_15\[0\]  " "    0.307               0.000 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 ZHcontrol:c2\|mux4_6\[0\]  " "    0.487               0.000 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.102               0.000 ZHcontrol:c2\|mux1_3\[0\]  " "    1.102               0.000 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621764617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652621764622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652621764625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -149.982 clk  " "   -3.000            -149.982 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 ZHcontrol:c2\|mux18_19\[0\]  " "    0.351               0.000 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 ZHcontrol:c2\|mux1_3\[0\]  " "    0.389               0.000 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 ZHcontrol:c2\|mux7_9\[0\]  " "    0.396               0.000 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 ZHcontrol:c2\|mux13_15\[0\]  " "    0.398               0.000 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 ZHcontrol:c2\|mux10_12\[0\]  " "    0.399               0.000 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 ZHcontrol:c2\|mux16_17\[0\]  " "    0.413               0.000 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 ZHcontrol:c2\|mux20_21\[0\]  " "    0.423               0.000 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 ZHcontrol:c2\|mux4_6\[0\]  " "    0.431               0.000 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621764629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621764629 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652621764788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652621764806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652621765057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652621765110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652621765129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652621765129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.598 " "Worst-case setup slack is -8.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.598             -92.798 ZHcontrol:c2\|mux1_3\[0\]  " "   -8.598             -92.798 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.062            -227.684 ZHcontrol:c2\|mux7_9\[0\]  " "   -8.062            -227.684 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.857            -282.409 ZHcontrol:c2\|mux4_6\[0\]  " "   -5.857            -282.409 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.805            -108.050 ZHcontrol:c2\|mux16_17\[0\]  " "   -5.805            -108.050 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.540            -237.674 clk  " "   -5.540            -237.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.901            -133.440 ZHcontrol:c2\|mux13_15\[0\]  " "   -4.901            -133.440 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302            -101.839 ZHcontrol:c2\|mux20_21\[0\]  " "   -3.302            -101.839 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349             -30.567 ZHcontrol:c2\|mux18_19\[0\]  " "   -1.349             -30.567 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959              -1.550 ZHcontrol:c2\|mux10_12\[0\]  " "   -0.959              -1.550 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621765134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.688 " "Worst-case hold slack is -0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -2.749 ZHcontrol:c2\|mux18_19\[0\]  " "   -0.688              -2.749 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -1.638 ZHcontrol:c2\|mux16_17\[0\]  " "   -0.667              -1.638 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 clk  " "    0.257               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 ZHcontrol:c2\|mux20_21\[0\]  " "    0.296               0.000 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 ZHcontrol:c2\|mux7_9\[0\]  " "    0.310               0.000 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 ZHcontrol:c2\|mux13_15\[0\]  " "    0.327               0.000 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 ZHcontrol:c2\|mux10_12\[0\]  " "    0.385               0.000 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 ZHcontrol:c2\|mux4_6\[0\]  " "    0.553               0.000 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 ZHcontrol:c2\|mux1_3\[0\]  " "    1.035               0.000 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621765144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652621765151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652621765156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -149.806 clk  " "   -3.000            -149.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 ZHcontrol:c2\|mux7_9\[0\]  " "    0.321               0.000 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 ZHcontrol:c2\|mux20_21\[0\]  " "    0.383               0.000 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 ZHcontrol:c2\|mux4_6\[0\]  " "    0.383               0.000 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 ZHcontrol:c2\|mux16_17\[0\]  " "    0.391               0.000 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 ZHcontrol:c2\|mux13_15\[0\]  " "    0.409               0.000 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 ZHcontrol:c2\|mux18_19\[0\]  " "    0.459               0.000 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 ZHcontrol:c2\|mux1_3\[0\]  " "    0.465               0.000 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 ZHcontrol:c2\|mux10_12\[0\]  " "    0.471               0.000 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621765164 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652621765385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652621765463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652621765469 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652621765469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.837 " "Worst-case setup slack is -4.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.837             -52.038 ZHcontrol:c2\|mux1_3\[0\]  " "   -4.837             -52.038 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.276            -104.969 ZHcontrol:c2\|mux7_9\[0\]  " "   -4.276            -104.969 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.043            -130.769 ZHcontrol:c2\|mux4_6\[0\]  " "   -3.043            -130.769 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893            -106.722 clk  " "   -2.893            -106.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.521             -35.426 ZHcontrol:c2\|mux16_17\[0\]  " "   -2.521             -35.426 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -54.453 ZHcontrol:c2\|mux13_15\[0\]  " "   -2.240             -54.453 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394             -30.343 ZHcontrol:c2\|mux20_21\[0\]  " "   -1.394             -30.343 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533              -8.003 ZHcontrol:c2\|mux18_19\[0\]  " "   -0.533              -8.003 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.184 ZHcontrol:c2\|mux10_12\[0\]  " "   -0.184              -0.184 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621765478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.382 " "Worst-case hold slack is -0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.382              -1.524 ZHcontrol:c2\|mux18_19\[0\]  " "   -0.382              -1.524 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -1.293 ZHcontrol:c2\|mux16_17\[0\]  " "   -0.316              -1.293 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 ZHcontrol:c2\|mux7_9\[0\]  " "    0.044               0.000 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 ZHcontrol:c2\|mux13_15\[0\]  " "    0.103               0.000 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 ZHcontrol:c2\|mux20_21\[0\]  " "    0.104               0.000 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 ZHcontrol:c2\|mux10_12\[0\]  " "    0.215               0.000 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 ZHcontrol:c2\|mux4_6\[0\]  " "    0.299               0.000 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 ZHcontrol:c2\|mux1_3\[0\]  " "    0.415               0.000 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621765493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652621765506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652621765515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -120.560 clk  " "   -3.000            -120.560 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 ZHcontrol:c2\|mux13_15\[0\]  " "    0.230               0.000 ZHcontrol:c2\|mux13_15\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 ZHcontrol:c2\|mux7_9\[0\]  " "    0.237               0.000 ZHcontrol:c2\|mux7_9\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 ZHcontrol:c2\|mux20_21\[0\]  " "    0.244               0.000 ZHcontrol:c2\|mux20_21\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 ZHcontrol:c2\|mux18_19\[0\]  " "    0.255               0.000 ZHcontrol:c2\|mux18_19\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 ZHcontrol:c2\|mux16_17\[0\]  " "    0.256               0.000 ZHcontrol:c2\|mux16_17\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 ZHcontrol:c2\|mux4_6\[0\]  " "    0.288               0.000 ZHcontrol:c2\|mux4_6\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 ZHcontrol:c2\|mux1_3\[0\]  " "    0.308               0.000 ZHcontrol:c2\|mux1_3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 ZHcontrol:c2\|mux10_12\[0\]  " "    0.310               0.000 ZHcontrol:c2\|mux10_12\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652621765524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652621765524 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652621766146 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652621766147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652621766276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 15:36:06 2022 " "Processing ended: Sun May 15 15:36:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652621766276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652621766276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652621766276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652621766276 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 362 s " "Quartus Prime Full Compilation was successful. 0 errors, 362 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652621767044 ""}
