verilog xil_defaultlib  \
"../../../../stg_project.gen/sources_1/ip/background_blk_mem/sim/background_blk_mem.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
