#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 25 22:07:17 2024
# Process ID: 18472
# Current directory: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex
# Command line: vivado.exe -notrace -source d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gt_transceiver/gt_transceiver.srcs/sources_1/ip/gtwizard_0_1/gtwizard_0_ex.tcl
# Log file: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/vivado.log
# Journal file: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gt_transceiver/gt_transceiver.srcs/sources_1/ip/gtwizard_0_1/gtwizard_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 800.621 ; gain = 181.574
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/xsim/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/xsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/modelsim/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/modelsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/questa/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/questa/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/ies/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/ies/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/vcs/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/vcs/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/riviera/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/riviera/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/activehdl/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/activehdl/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/xcelium/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/xcelium/v7ht.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gtwizard_0_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gtwizard_0_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_cpll_railing
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_common
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_FRAME_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_FRAME_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/imports/simulation/gtwizard_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f65725bc6e1845bda06c4b8789f05d2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gtwizard_0_TB_behav xil_defaultlib.gtwizard_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.gtwizard_0_GT_USRCLK_SOURCE
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.gtwizard_0_common_default
Compiling module xil_defaultlib.gtwizard_0_common_reset(STABLE_C...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_0_GT(GT_SIM_GTRESET_SPE...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.gtwizard_0_cpll_railing_default
Compiling module xil_defaultlib.gtwizard_0_multi_gt(WRAPPER_SIM_...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.gtwizard_0_sync_block
Compiling module xil_defaultlib.gtwizard_0_TX_STARTUP_FSM(STABLE...
Compiling module xil_defaultlib.gtwizard_0_RX_STARTUP_FSM(EQ_MOD...
Compiling module xil_defaultlib.gtwizard_0_init_default
Compiling module xil_defaultlib.gtwizard_0
Compiling module xil_defaultlib.gtwizard_0_support
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gtwizard_0_GT_FRAME_GEN
Compiling module unisims_ver.FD_2
Compiling module xil_defaultlib.gtwizard_0_GT_FRAME_CHECK(RX_DAT...
Compiling module xil_defaultlib.gtwizard_0_exdes
Compiling module xil_defaultlib.gtwizard_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot gtwizard_0_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/xsim.dir/gtwizard_0_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 26 09:52:56 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 800.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gtwizard_0_TB_behav -key {Behavioral:sim_1:Functional:gtwizard_0_TB} -tclbatch {gtwizard_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source gtwizard_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Timing checks are not valid
Timing checks are valid
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 831.895 ; gain = 31.273
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gtwizard_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:00 . Memory (MB): peak = 831.895 ; gain = 31.273
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 840.727 ; gain = 8.832
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/gtwizard_0_TB/gtwizard_0_exdes_i/r_sent_cnt}} {{/gtwizard_0_TB/gtwizard_0_exdes_i/r_sent_data}} {{/gtwizard_0_TB/gtwizard_0_exdes_i/r_sent_char}} {{/gtwizard_0_TB/gtwizard_0_exdes_i/r_receive_data}} {{/gtwizard_0_TB/gtwizard_0_exdes_i/r_receive_char}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gtwizard_0_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gtwizard_0_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f65725bc6e1845bda06c4b8789f05d2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gtwizard_0_TB_behav xil_defaultlib.gtwizard_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 840.727 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
Timing checks are not valid
Timing checks are valid
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 840.727 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 840.727 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/gtwizard_0_TB/tx_refclk_n_r}} {{/gtwizard_0_TB/rx_refclk_n_r}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gtwizard_0_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gtwizard_0_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f65725bc6e1845bda06c4b8789f05d2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gtwizard_0_TB_behav xil_defaultlib.gtwizard_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Timing checks are not valid
Timing checks are valid
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 840.727 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 840.727 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/gtwizard_0_TB/gtwizard_0_exdes_i}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gtwizard_0_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gtwizard_0_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f65725bc6e1845bda06c4b8789f05d2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gtwizard_0_TB_behav xil_defaultlib.gtwizard_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 842.125 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
Timing checks are not valid
Timing checks are valid
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 842.125 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 847.504 ; gain = 5.379
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 847.504 ; gain = 0.000
run all
####### ERROR: TEST FAILED ! #######
run: Time (s): cpu = 00:00:13 ; elapsed = 00:07:07 . Memory (MB): peak = 860.352 ; gain = 12.848
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gtwizard_0_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gtwizard_0_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_cpll_railing
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_common
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_FRAME_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_FRAME_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/imports/simulation/gtwizard_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f65725bc6e1845bda06c4b8789f05d2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gtwizard_0_TB_behav xil_defaultlib.gtwizard_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.gtwizard_0_GT_USRCLK_SOURCE
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.gtwizard_0_common_default
Compiling module xil_defaultlib.gtwizard_0_common_reset(STABLE_C...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_0_GT(GT_SIM_GTRESET_SPE...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.gtwizard_0_cpll_railing_default
Compiling module xil_defaultlib.gtwizard_0_multi_gt(WRAPPER_SIM_...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.gtwizard_0_sync_block
Compiling module xil_defaultlib.gtwizard_0_TX_STARTUP_FSM(STABLE...
Compiling module xil_defaultlib.gtwizard_0_RX_STARTUP_FSM(EQ_MOD...
Compiling module xil_defaultlib.gtwizard_0_init_default
Compiling module xil_defaultlib.gtwizard_0
Compiling module xil_defaultlib.gtwizard_0_support
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gtwizard_0_GT_FRAME_GEN
Compiling module unisims_ver.FD_2
Compiling module xil_defaultlib.gtwizard_0_GT_FRAME_CHECK(RX_DAT...
Compiling module xil_defaultlib.gtwizard_0_exdes
Compiling module xil_defaultlib.gtwizard_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot gtwizard_0_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 916.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gtwizard_0_TB_behav -key {Behavioral:sim_1:Functional:gtwizard_0_TB} -tclbatch {gtwizard_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source gtwizard_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Timing checks are not valid
Timing checks are valid
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gtwizard_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 916.578 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 916.578 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/gtwizard_0_TB/gtwizard_0_exdes_i}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gtwizard_0_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim/gt_rom_init_tx.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gtwizard_0_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/GT/gtwizard_0_ex/gtwizard_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f65725bc6e1845bda06c4b8789f05d2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gtwizard_0_TB_behav xil_defaultlib.gtwizard_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Timing checks are not valid
Timing checks are valid
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 916.578 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:48 . Memory (MB): peak = 916.578 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 916.578 ; gain = 0.000
