// Seed: 2021693676
module module_0 (
    input wor   id_0,
    input tri0  id_1,
    input uwire id_2,
    input wand  id_3,
    input tri1  id_4
    , id_6
);
  id_7(
      .id_0(),
      .id_1(id_2),
      .id_2(id_6),
      .id_3(id_1),
      .id_4(id_0 <-> id_4 & 1'b0 & 1),
      .id_5(1),
      .id_6(1),
      .id_7(id_2)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri id_5,
    output tri0 id_6,
    input wire id_7
);
  if (id_5) begin
    wire id_9;
  end else begin
    wire id_10;
    wire id_11 = id_11;
    tri0 id_12;
    assign id_6  = 1;
    assign id_12 = id_3;
    wire id_13;
    tri1 id_14 = 1;
    assign id_14 = 1;
  end
  module_0(
      id_2, id_5, id_5, id_0, id_3
  );
endmodule
