var pipelineJSON={"113328784":{"nodes":[{"name":"Exit", "id":121039168, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":121039552, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "114829520":{"nodes":[{"name":"Entry", "id":113273360, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":121041856, "subtype":"exit", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}], "links":[{"from":113273360, "to":121041856, "details":[{"type":"table", "Width":"16"}]}]}, "115080336":{"nodes":[{"name":"Entry", "id":113276048, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":121043584, "subtype":"exit", "start":"71.00", "end":"74.00", "details":[{"type":"table", "Start Cycle":"71", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"416", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"And", "id":146453104, "subtype":"default", "start":"32.00", "end":"32.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":181}]], "type":"inst"}, {"name":"Convert", "id":146453296, "subtype":"default", "start":"23.00", "end":"39.00", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"23", "Latency":"16"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":181}]], "type":"inst"}, {"name":"f32 /", "id":146453488, "subtype":"default", "start":"50.00", "end":"70.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Divide", "Start Cycle":"50", "Latency":"20", "Rounding Scheme":"Faithful Rounding"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":98}]], "type":"inst"}, {"name":"Select", "id":146453872, "subtype":"select", "start":"61.00", "end":"62.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"61", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}, {"name":"\'sum\'", "id":146454064, "subtype":"pop", "start":"39.00", "end":"39.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'sum\'", "Start Cycle":"39", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}, {"name":"\'count\'", "id":146454448, "subtype":"pop", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'count\'", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":92}]], "type":"inst"}, {"name":"Convert", "id":146454640, "subtype":"default", "start":"33.00", "end":"49.00", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"33", "Latency":"16"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":98}]], "type":"inst"}, {"name":"Compare", "id":146454832, "subtype":"default", "start":"32.00", "end":"33.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"32", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":181}]], "type":"inst"}, {"name":"Or", "id":146455024, "subtype":"default", "start":"33.00", "end":"33.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":176}]], "type":"inst"}, {"name":"Select", "id":146455600, "subtype":"select", "start":"33.00", "end":"33.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":92}]], "type":"inst"}, {"name":"Select", "id":146455792, "subtype":"select", "start":"33.00", "end":"33.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":92}]], "type":"inst"}, {"name":"+", "id":146456368, "subtype":"default", "start":"32.00", "end":"32.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":185}]], "type":"inst"}, {"name":"Select", "id":146456944, "subtype":"select", "start":"32.00", "end":"71.00", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"32", "Latency":"39"}], "type":"inst"}, {"name":"f32 +", "id":146458096, "subtype":"default", "start":"40.00", "end":"61.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"40", "Latency":"21", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":95}]], "type":"inst"}, {"name":"\'i\'", "id":146458288, "subtype":"pop", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":185}]], "type":"inst"}, {"name":"Xor", "id":146458672, "subtype":"default", "start":"33.00", "end":"33.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":176}]], "type":"inst"}, {"name":"+", "id":146459632, "subtype":"default", "start":"32.00", "end":"32.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":96}]], "type":"inst"}, {"name":"Select", "id":146460592, "subtype":"select", "start":"62.00", "end":"62.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"62", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}], "links":[{"from":113276048, "to":146453296, "details":[{"type":"table", "Width":"448"}]}, {"from":113276048, "to":146453872, "details":[{"type":"table", "Width":"448"}]}, {"from":113276048, "to":146454064, "details":[{"type":"table", "Width":"448"}]}, {"from":113276048, "to":146454448, "details":[{"type":"table", "Width":"448"}]}, {"from":113276048, "to":146455600, "details":[{"type":"table", "Width":"448"}]}, {"from":113276048, "to":146456368, "details":[{"type":"table", "Width":"448"}]}, {"from":113276048, "to":146456944, "details":[{"type":"table", "Width":"448"}]}, {"from":113276048, "to":146458288, "details":[{"type":"table", "Width":"448"}]}, {"from":113276048, "to":146458672, "details":[{"type":"table", "Width":"448"}]}, {"from":146453104, "to":146454832, "details":[{"type":"table", "Width":"32"}]}, {"from":146453296, "to":146458096, "details":[{"type":"table", "Width":"32"}]}, {"from":146453488, "to":146456944, "details":[{"type":"table", "Width":"32"}]}, {"from":146453872, "to":146460592, "details":[{"type":"table", "Width":"32"}]}, {"from":146454064, "to":146453872, "details":[{"type":"table", "Width":"32"}]}, {"from":146454064, "to":146458096, "details":[{"type":"table", "Width":"32"}]}, {"from":146454448, "to":146455600, "details":[{"type":"table", "Width":"32"}]}, {"from":146454448, "to":146459632, "details":[{"type":"table", "Width":"32"}]}, {"from":146454640, "to":146453488, "details":[{"type":"table", "Width":"32"}]}, {"from":146454832, "to":146455024, "details":[{"type":"table", "Width":"1"}]}, {"from":146454832, "to":146456944, "details":[{"type":"table", "Width":"1"}]}, {"from":146455024, "to":146455792, "details":[{"type":"table", "Width":"1"}]}, {"from":146455024, "to":146460592, "details":[{"type":"table", "Width":"1"}]}, {"from":146455600, "to":146455792, "details":[{"type":"table", "Width":"32"}]}, {"from":146455792, "to":146454448, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'count\'", "Feedback FIFO Depth":"23", "Feedback FIFO Width":"32", "Start Cycle":"33", "Latency":"0"}]}, {"from":146456368, "to":146458288, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"23", "Feedback FIFO Width":"32", "Start Cycle":"32", "Latency":"0"}]}, {"from":146456944, "to":121043584, "details":[{"type":"table", "Width":"384"}]}, {"from":146458096, "to":146453488, "details":[{"type":"table", "Width":"32"}]}, {"from":146458096, "to":146460592, "details":[{"type":"table", "Width":"32"}]}, {"from":146458288, "to":146453104, "details":[{"type":"table", "Width":"32"}]}, {"from":146458288, "to":146456368, "details":[{"type":"table", "Width":"32"}]}, {"from":146458672, "to":146455024, "details":[{"type":"table", "Width":"1"}]}, {"from":146459632, "to":146454640, "details":[{"type":"table", "Width":"32"}]}, {"from":146459632, "to":146455792, "details":[{"type":"table", "Width":"32"}]}, {"from":146460592, "to":146454064, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'sum\'", "Feedback FIFO Depth":"23", "Feedback FIFO Width":"32", "Start Cycle":"62", "Latency":"0"}]}]}, "116049488":{"nodes":[{"name":"Exit", "id":121043968, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":146456560, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "116333968":{"nodes":[{"name":"Exit", "id":121044352, "subtype":"exit", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":146618256, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"8-bit And", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":164}]], "type":"inst"}, {"name":"Entry", "id":146619792, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"*", "id":146620176, "subtype":"default", "start":"1.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":49}]], "type":"inst"}, {"name":"Compare", "id":146620368, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":49}]], "type":"inst"}, {"name":"Select", "id":146624016, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}], "links":[{"from":146618256, "to":146624016, "details":[{"type":"table", "Width":"8"}]}, {"from":146619792, "to":146618256, "details":[{"type":"table", "Width":"416"}]}, {"from":146619792, "to":146620176, "details":[{"type":"table", "Width":"416"}]}, {"from":146619792, "to":146624016, "details":[{"type":"table", "Width":"416"}]}, {"from":146620176, "to":146620368, "details":[{"type":"table", "Width":"32"}]}, {"from":146620368, "to":146618256, "details":[{"type":"table", "Width":"1"}]}, {"from":146624016, "to":121044352, "details":[{"type":"table", "Width":"384"}]}]}};
var treeJSON={"nodes":[{"name":"projection", "id":106529016, "type":"component", "children":[{"name":"projection.B1.start", "id":107332992, "type":"bb", "children":[{"name":"Cluster 3", "id":116049488, "type":"cluster"}, {"name":"Cluster 4", "id":116333968, "type":"cluster"}]}, {"name":"projection.B0.runOnce", "id":107332704, "type":"bb"}]}, {"name":"windowing", "id":106526456, "type":"component", "children":[{"name":"windowing.B1.start", "id":107331456, "type":"bb", "children":[{"name":"Cluster 2", "id":115080336, "type":"cluster"}, {"name":"Cluster 1", "id":114829520, "type":"cluster"}]}, {"name":"windowing.B0.runOnce", "id":107329152, "type":"bb"}]}, {"name":"streamer", "id":106431720, "type":"component", "children":[{"name":"streamer.B0.runOnce", "id":107329632, "type":"bb"}, {"name":"streamer.B1.start", "id":107332416, "type":"bb", "children":[{"name":"Cluster 0", "id":113328784, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={};
var systemJSON={"nodes":[{"name":"projection", "id":106529016, "type":"task", "children":[{"name":"Stream Read", "id":110355680, "details":[{"type":"table", "Basic Block":"projection.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "type":"inst"}, {"name":"Stream Read", "id":110356104, "details":[{"type":"table", "Basic Block":"projection.B1.start", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}, {"name":"Stream Write", "id":107221488, "details":[{"type":"table", "Basic Block":"projection.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":168}]], "type":"inst"}, {"name":"Stream Write", "id":107221120, "details":[{"type":"table", "Basic Block":"projection.B1.start", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}]}, {"name":"windowing", "id":106526456, "type":"task", "children":[{"name":"Stream Read", "id":110497760, "details":[{"type":"table", "Basic Block":"windowing.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "type":"inst"}, {"name":"Stream Write", "id":110360832, "details":[{"type":"table", "Basic Block":"windowing.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":188}]], "type":"inst"}, {"name":"Stream Write", "id":107408688, "details":[{"type":"table", "Basic Block":"windowing.B1.start", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}, {"name":"Stream Read", "id":110389144, "details":[{"type":"table", "Basic Block":"windowing.B1.start", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}]}, {"name":"streamer", "id":106431720, "type":"component", "children":[{"name":"Stream Read", "id":110494200, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "type":"inst"}, {"name":"Stream Read", "id":110494616, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "type":"inst"}, {"name":"Stream Read", "id":110495032, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}, {"name":"Non-Blocking Stream Write", "id":110495392, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":206}]], "type":"inst"}, {"name":"Stream Write", "id":110368936, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "type":"inst"}, {"name":"Stream Read", "id":110012256, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "type":"inst"}, {"name":"Stream Write", "id":110368104, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"384 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}, {"name":"Stream Write", "id":110368520, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "type":"inst"}]}, {"name":"call.windowing", "id":106475776, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.streamer", "id":106476288, "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"384 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"s2", "id":106476928, "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"384 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.windowing", "id":106477056, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"s1", "id":106477696, "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"384 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.projection", "id":106477952, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.projection", "id":106478080, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"s0", "id":106479104, "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"384 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.streamer", "id":106479488, "details":[{"type":"table", "Width":"384 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"384 bits", "Uses Packets":"No", "Uses Ready":"No", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":110368936, "to":106475776}, {"from":106475776, "to":110497760}, {"from":106476288, "to":110012256}, {"from":107408688, "to":106476928}, {"from":106476928, "to":110495032}, {"from":110360832, "to":106477056}, {"from":106477056, "to":110494616}, {"from":107221120, "to":106477696}, {"from":106477696, "to":110389144}, {"from":107221488, "to":106477952}, {"from":106477952, "to":110494200}, {"from":110368520, "to":106478080}, {"from":106478080, "to":110355680}, {"from":110368104, "to":106479104}, {"from":106479104, "to":110356104}, {"from":110495392, "to":106479488}, {"from":107221120, "to":107221488}, {"from":107408688, "to":110360832}, {"from":110012256, "to":110368104}, {"from":110012256, "to":110368936}, {"from":110355680, "to":110356104}, {"from":110356104, "to":107221120}, {"from":110368104, "to":110368520}, {"from":110368520, "to":110494200}, {"from":110368936, "to":110494616}, {"from":110389144, "to":107408688}, {"from":110494200, "to":110495392}, {"from":110494616, "to":110495032}, {"from":110495032, "to":110495392}, {"from":110497760, "to":110389144}]};
var blockJSON={"107329152":{"nodes":[{"name":"Feedback", "id":120993008, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"?", "id":134303888, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":120993008, "to":134303888, "details":[{"type":"table", "Width":"1"}]}]}, "107329632":{"nodes":[{"name":"Feedback", "id":120993680, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "type":"inst"}, {"name":"?", "id":134307536, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "type":"inst"}], "links":[{"from":120993680, "to":134307536, "details":[{"type":"table", "Width":"1"}]}]}, "107331456":{"nodes":[{"name":"Cluster 2", "id":115080336, "start":"23.00", "end":"74.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"23", "Cluster Latency":"51"}], "type":"cluster", "children":[{"name":"Logic", "id":107101936, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"23", "Cluster Logic Latency":"48"}], "type":"inst"}, {"name":"Exit", "id":112666672, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"71", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"416", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 1", "id":114829520, "start":"1.00", "end":"23.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"22"}], "type":"cluster", "children":[{"name":"Logic", "id":107104656, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"22"}], "type":"inst"}]}, {"name":"RD", "id":121038400, "start":"23.00", "end":"23.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.windowing", "Stall-free":"No", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "type":"inst"}, {"name":"WR", "id":121040704, "start":"74.00", "end":"74.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.windowing", "Stall-free":"No", "Start Cycle":"74", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":188}]], "type":"inst"}, {"name":"WR", "id":121042048, "start":"74.00", "end":"74.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"384 bits", "Depth":"0", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"74", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}, {"name":"RD", "id":121044736, "start":"23.00", "end":"23.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"384 bits", "Depth":"0", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}, {"name":"Loop Input", "id":134309072, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"windowing.B1.start, windowing.B0.runOnce"}], "type":"inst"}], "links":[{"from":107101936, "to":112666672}, {"from":121038400, "to":121044736, "details":[{"type":"table", "Width":"1"}]}, {"from":121042048, "to":121040704, "details":[{"type":"table", "Width":"1"}]}, {"from":112666672, "to":121042048, "details":[{"type":"table", "Width":"416"}]}, {"from":121044736, "to":107101936, "details":[{"type":"table", "Width":"384"}]}, {"from":134309072, "to":107104656, "details":[{"type":"table", "Width":"1"}]}]}, "107332416":{"nodes":[{"name":"Cluster 0", "id":113328784, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":107107376, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":134302352, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"return.projection", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "type":"inst"}, {"name":"RD", "id":134302544, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"return.windowing", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "type":"inst"}, {"name":"RD", "id":134302736, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"384 bits", "Depth":"0", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}, {"name":"WR", "id":134303696, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Non-Blocking Stream Write", "Width":"384 bits", "Depth":"0", "Stream Name":"return.streamer", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":206}]], "type":"inst"}, {"name":"WR", "id":134307728, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.windowing", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "type":"inst"}, {"name":"RD", "id":134309264, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"384 bits", "Depth":"0", "Stream Name":"call.streamer", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "type":"inst"}, {"name":"WR", "id":134309840, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"384 bits", "Depth":"0", "Stream Name":"s0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}, {"name":"WR", "id":134310032, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.projection", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "type":"inst"}], "links":[{"from":134302352, "to":134303696, "details":[{"type":"table", "Width":"1"}]}, {"from":134302544, "to":134302736, "details":[{"type":"table", "Width":"1"}]}, {"from":134302736, "to":134303696, "details":[{"type":"table", "Width":"384"}]}, {"from":134307728, "to":134302544, "details":[{"type":"table", "Width":"1"}]}, {"from":134309264, "to":134307728, "details":[{"type":"table", "Width":"384"}]}, {"from":134309264, "to":134309840, "details":[{"type":"table", "Width":"384"}]}, {"from":134309840, "to":134310032, "details":[{"type":"table", "Width":"1"}]}, {"from":134310032, "to":134302352, "details":[{"type":"table", "Width":"1"}]}]}, "107332704":{"nodes":[{"name":"Feedback", "id":120990656, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "type":"inst"}, {"name":"?", "id":121043776, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "type":"inst"}], "links":[{"from":120990656, "to":121043776, "details":[{"type":"table", "Width":"1"}]}]}, "107332992":{"nodes":[{"name":"Cluster 3", "id":116049488, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":107106832, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"Cluster 4", "id":116333968, "start":"1.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":107102752, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}]}, {"name":"RD", "id":121040896, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.projection", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "type":"inst"}, {"name":"RD", "id":121041280, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"384 bits", "Depth":"0", "Stream Name":"s0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}, {"name":"WR", "id":121041664, "start":"7.00", "end":"7.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.projection", "Stall-free":"No", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":168}]], "type":"inst"}, {"name":"WR", "id":121045696, "start":"7.00", "end":"7.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"384 bits", "Depth":"0", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}], "links":[{"from":121040896, "to":121041280, "details":[{"type":"table", "Width":"1"}]}, {"from":121041280, "to":107102752, "details":[{"type":"table", "Width":"384"}]}, {"from":121045696, "to":121041664, "details":[{"type":"table", "Width":"1"}]}, {"from":107102752, "to":121045696, "details":[{"type":"table", "Width":"416"}]}]}};
var scheduleJSON={"106431720":{"nodes":[{"name":"streamer.B0.runOnce", "id":107329632, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":134307536, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "type":"inst"}]}, {"name":"streamer.B1.start", "id":107332416, "start":"2", "end":"3", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":113328784, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":121039168, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":134309264, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"384 bits", "Depth":"0", "Stream Name":"call.streamer", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":195}]], "type":"inst"}, {"name":"WR", "id":134309840, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"384 bits", "Depth":"0", "Stream Name":"s0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}, {"name":"WR", "id":134310032, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.projection", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "type":"inst"}, {"name":"RD", "id":134302352, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"return.projection", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "type":"inst"}, {"name":"WR", "id":134307728, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.windowing", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":62}]], "type":"inst"}, {"name":"RD", "id":134302544, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"return.windowing", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h", "line":67}]], "type":"inst"}, {"name":"RD", "id":134302736, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"384 bits", "Depth":"0", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}, {"name":"WR", "id":134303696, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Non-Blocking Stream Write", "Width":"384 bits", "Depth":"0", "Stream Name":"return.streamer", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":206}]], "type":"inst"}]}], "links":[{"from":134302736, "to":134303696}, {"from":107329632, "to":107332416}, {"from":134309840, "to":134310032}, {"from":134309264, "to":134307728}, {"from":134309264, "to":134309840}, {"from":134310032, "to":134302352}, {"from":134302352, "to":134303696}, {"from":134307728, "to":134302544}, {"from":134302544, "to":134302736}]}, "106526456":{"nodes":[{"name":"windowing.B0.runOnce", "id":107329152, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":134303888, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"windowing.B1.start", "id":107331456, "start":"2", "end":"76", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":114829520, "start":"3", "end":"25", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"22"}], "type":"cluster", "children":[{"name":"Exit", "id":121041856, "start":"25", "end":"25", "details":[{"type":"table", "Start Cycle":"23", "Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":121038400, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.windowing", "Stall-free":"No", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":172}]], "type":"inst"}, {"name":"RD", "id":121044736, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"384 bits", "Depth":"0", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}, {"name":"Cluster 2", "id":115080336, "start":"25", "end":"76", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"23", "Cluster Latency":"51"}], "type":"cluster", "children":[{"name":"Xor", "id":146458672, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":176}]], "type":"inst"}, {"name":"\'i\'", "id":146458288, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":185}]], "type":"inst"}, {"name":"+", "id":146456368, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":185}]], "type":"inst"}, {"name":"And", "id":146453104, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":181}]], "type":"inst"}, {"name":"Compare", "id":146454832, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"32", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":181}]], "type":"inst"}, {"name":"Or", "id":146455024, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":176}]], "type":"inst"}, {"name":"\'count\'", "id":146454448, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'count\'", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":92}]], "type":"inst"}, {"name":"+", "id":146459632, "start":"34", "end":"34", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":96}]], "type":"inst"}, {"name":"Convert", "id":146454640, "start":"35", "end":"51", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"33", "Latency":"16"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":98}]], "type":"inst"}, {"name":"Select", "id":146455600, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":92}]], "type":"inst"}, {"name":"Select", "id":146455792, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"33", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":92}]], "type":"inst"}, {"name":"\'sum\'", "id":146454064, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'sum\'", "Start Cycle":"39", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}, {"name":"Select", "id":146453872, "start":"63", "end":"64", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"61", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}, {"name":"Convert", "id":146453296, "start":"25", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"23", "Latency":"16"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":181}]], "type":"inst"}, {"name":"f32 +", "id":146458096, "start":"42", "end":"63", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"40", "Latency":"21", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":95}]], "type":"inst"}, {"name":"Select", "id":146460592, "start":"64", "end":"64", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"62", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}, {"name":"f32 /", "id":146453488, "start":"52", "end":"72", "details":[{"type":"table", "Instruction":"32-bit Floating-point Divide", "Start Cycle":"50", "Latency":"20", "Rounding Scheme":"Faithful Rounding"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":98}]], "type":"inst"}, {"name":"Select", "id":146456944, "start":"34", "end":"73", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"32", "Latency":"39"}], "type":"inst"}, {"name":"Exit", "id":121043584, "start":"73", "end":"76", "details":[{"type":"table", "Start Cycle":"71", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"416", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":121042048, "start":"76", "end":"76", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"384 bits", "Depth":"0", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"74", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}, {"name":"WR", "id":121040704, "start":"76", "end":"76", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.windowing", "Stall-free":"No", "Start Cycle":"74", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":188}]], "type":"inst"}]}], "links":[{"from":107329152, "to":107331456}, {"from":146458096, "to":146453488}, {"from":146458096, "to":146460592}, {"from":115080336, "to":121042048}, {"from":121038400, "to":121044736}, {"from":114829520, "to":115080336}, {"from":146458672, "to":146455024}, {"from":121044736, "to":115080336}, {"from":146458288, "to":146453104}, {"from":146458288, "to":146456368}, {"from":146453104, "to":146454832}, {"from":146455024, "to":146455792}, {"from":146455024, "to":146460592}, {"from":146454832, "to":146455024}, {"from":146454832, "to":146456944}, {"from":146454448, "to":146455600}, {"from":146454448, "to":146459632}, {"from":146459632, "to":146454640}, {"from":146459632, "to":146455792}, {"from":146454640, "to":146453488}, {"from":146455600, "to":146455792}, {"from":146454064, "to":146453872}, {"from":146454064, "to":146458096}, {"from":146453872, "to":146460592}, {"from":146453488, "to":146456944}, {"from":146453296, "to":146458096}, {"from":146456944, "to":121043584}, {"from":121042048, "to":121040704}]}, "106529016":{"nodes":[{"name":"projection.B0.runOnce", "id":107332704, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":121043776, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "type":"inst"}]}, {"name":"projection.B1.start", "id":107332992, "start":"2", "end":"9", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":116049488, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":121043968, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":121040896, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.projection", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":150}]], "type":"inst"}, {"name":"RD", "id":121041280, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"384 bits", "Depth":"0", "Stream Name":"s0", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":845}]], "type":"inst"}, {"name":"Cluster 4", "id":116333968, "start":"3", "end":"9", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"*", "id":146620176, "start":"3", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"1", "Latency":"5"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":49}]], "type":"inst"}, {"name":"Compare", "id":146620368, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":49}]], "type":"inst"}, {"name":"And", "id":146618256, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"8-bit And", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":164}]], "type":"inst"}, {"name":"Select", "id":146624016, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Select", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":121044352, "start":"9", "end":"9", "details":[{"type":"table", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}]}, {"name":"WR", "id":121045696, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"384 bits", "Depth":"0", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h", "line":853}]], "type":"inst"}, {"name":"WR", "id":121041664, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.projection", "Stall-free":"No", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":168}]], "type":"inst"}]}], "links":[{"from":116333968, "to":121045696}, {"from":107332704, "to":107332992}, {"from":121040896, "to":121041280}, {"from":121041280, "to":116333968}, {"from":146620368, "to":146618256}, {"from":146620176, "to":146620368}, {"from":146618256, "to":146624016}, {"from":146624016, "to":121044352}, {"from":121045696, "to":121041664}]}};
var bottleneckJSON={"bottlenecks":[{"name":"\'sum\'", "id":4294967295, "src":"146454064", "dst":"146569328", "type":"fMAX/II", "brief":"Data dependency", "loop":"windowing.B1.start", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'sum\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"f32 +(%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"95"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"91"}]}]}], "nodes":[{"name":"\'sum\'", "id":146454064, "start":"39.00", "parent":"windowing.B1.start", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}, {"name":"f32 +", "id":146458096, "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":95}]], "type":"inst"}, {"name":"Select", "id":146460592, "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}, {"name":"Feedback", "id":146569328, "end":"62.00", "parent":"windowing.B1.start", "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":91}]], "type":"inst"}], "links":[{"from":146454064, "to":146458096}, {"from":146458096, "to":146460592}, {"from":146460592, "to":146569328}, {"from":146454064, "to":146569328, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":5, "to":2}]};
