scr1_top_tb_ahb
[0;34m---Test:                        addiu.hex[0m
[0;32mTest passed[0m

#--------------------------------------
# Summary: 1/1 tests passed
#--------------------------------------

- /home/bitway/risc-v/scr1/src/tb/scr1_top_tb_runtests.sv:181: Verilog $finish
