$date
	Thu May 20 15:10:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module testbench $end
$var wire 1 ! yellow $end
$var wire 1 " red $end
$var wire 1 # green $end
$var reg 1 $ clock $end
$var reg 1 % reset $end
$var reg 1 & set $end
$var integer 32 ' counter [31:0] $end
$scope module lb11_1 $end
$var wire 1 $ clock $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 5 ( count [4:0] $end
$var reg 1 # green $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 " red $end
$var reg 2 * state [1:0] $end
$var reg 1 ! yellow $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
bx (
b0 '
0&
1%
1$
x#
x"
x!
$end
#125
0$
#250
0"
0!
1#
b1 '
b0 *
1$
0%
#375
0$
#500
1!
0#
b1 *
b0 (
b10 '
b1 )
1$
1&
#625
0$
#750
b11 '
b1 (
1$
0&
#875
0$
#1000
b10 (
b100 '
1$
#1125
0$
#1250
b10 )
b101 '
b11 (
1$
#1375
0$
#1500
1"
0!
b10 *
b0 (
b110 '
1$
#1625
0$
#1750
b111 '
b1 (
1$
#1875
0$
#2000
b10 (
b1000 '
1$
#2125
0$
#2250
b1001 '
b11 (
1$
#2375
0$
#2500
b100 (
b1010 '
1$
#2625
0$
#2750
b1011 '
b101 (
1$
#2875
0$
#3000
b110 (
b1100 '
1$
#3125
0$
#3250
b0 )
b1101 '
b111 (
1$
#3375
0$
#3500
0"
1#
b0 *
b0 (
b1110 '
1$
#3625
0$
#3750
b1111 '
b1 (
1$
#3875
0$
#4000
b10 (
b10000 '
1$
#4125
0$
#4250
b10001 '
b11 (
1$
#4375
0$
#4500
b100 (
b10010 '
1$
#4625
0$
#4750
b10011 '
b101 (
1$
#4875
0$
#5000
1!
0#
b1 *
b0 (
b10100 '
b1 )
1$
1&
#5125
0$
#5250
b10101 '
b1 (
1$
#5375
0$
#5500
b10 (
b10110 '
1$
#5625
0$
#5750
b10 )
b10111 '
b11 (
1$
0&
#5875
0$
#6000
1"
0!
b10 *
b0 (
b11000 '
1$
#6125
0$
#6250
b11001 '
b1 (
1$
#6375
0$
#6500
b10 (
b11010 '
1$
#6625
0$
#6750
b11011 '
b11 (
1$
#6875
0$
#7000
0"
1#
b0 *
b0 (
b11100 '
b0 )
1$
1%
#7125
0$
#7250
b11101 '
b1 (
1$
#7375
0$
#7500
b10 (
b11110 '
1$
#7625
0$
#7750
b11111 '
b11 (
1$
#7875
0$
#8000
b100 (
b100000 '
1$
#8125
0$
#8250
b100001 '
b101 (
1$
