#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Oct 28 12:20:35 2021
# Process ID: 12888
# Current directory: C:/Users/admin/VIVADO project/project_32bit_risc_processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6816 C:\Users\admin\VIVADO project\project_32bit_risc_processor\project_32bit_risc_processor.xpr
# Log file: C:/Users/admin/VIVADO project/project_32bit_risc_processor/vivado.log
# Journal file: C:/Users/admin/VIVADO project/project_32bit_risc_processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 886.594 ; gain = 199.520
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v:93]
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module mmux
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-311] analyzing module EX_MEM_WB
INFO: [VRFC 10-2458] undeclared symbol readout2, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v:277]
INFO: [VRFC 10-2458] undeclared symbol status, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v:279]
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-311] analyzing module RISC_PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2458] undeclared symbol RegDst, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol memRead, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol memtoReg, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol memWrite, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol aluSrc, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol regWrite, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 150947e48ee149479503517647a483eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addOut [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.mmux
Compiling module xil_defaultlib.regbank
Compiling module xil_defaultlib.signex
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.EX_MEM_WB
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 28 12:23:26 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 897.887 ; gain = 3.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 12:46:41 2021...
