============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:19:40 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:19:40 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:19:40 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:19:40 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:19:40 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 26 2023  07:19:40 am
  Module:                 booth16x16_top
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-980 ps) Late External Delay Assertion at pin PROD_RESULT[31]
          Group: I2O
     Startpoint: (F) A[1]
          Clock: (R) VCLK
       Endpoint: (R) PROD_RESULT[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-    1613                  
             Slack:=    -980                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_14_1 
  output_delay             133             counter.sdc_line_14_99_1 

#---------------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags     Arc    Edge      Cell       Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  A[1]                                 (u)     -        F     (arrival)          70  9.0     0    10     544    (-,-) 
  booth_enc/minus_46_46_I1/g3/z        (u)     in_0->z  R     unmapped_not        2  2.2     0    12     556    (-,-) 
  booth_enc/minus_46_46_I1/g23/z       (u)     in_1->z  F     unmapped_nor2       1  1.0     0    16     572    (-,-) 
  booth_enc/minus_46_46_I1/g53/z       (u)     in_0->z  R     unmapped_not        2  2.2     0    12     584    (-,-) 
  booth_enc/minus_46_46_I1/g54/z       (u)     in_1->z  F     unmapped_nand2      1  1.0     0    16     601    (-,-) 
  booth_enc/minus_46_46_I1/g55/z       (u)     in_1->z  R     unmapped_nand2      3  3.3     0    21     621    (-,-) 
  booth_enc/minus_46_46_I1/g85/z       (u)     in_0->z  F     unmapped_nand2      1  1.0     0    16     638    (-,-) 
  booth_enc/minus_46_46_I1/g86/z       (u)     in_1->z  R     unmapped_nand2      1  1.1     0    16     654    (-,-) 
  booth_enc/minus_46_46_I1/g172/z      (u)     in_0->z  R     unmapped_xnor2      1  1.1     0    33     687    (-,-) 
  booth_enc/mux_partial[0]_41_19/g60/z (u)     data3->z R     unmapped_mux8       3  3.3     0    55     742    (-,-) 
  tree/S1_0/g43/z                      (u)     in_0->z  R     unmapped_xor2       1  1.1     0    33     775    (-,-) 
  tree/S1_0/g44/z                      (u)     in_0->z  R     unmapped_xor2       3  3.3     0    37     812    (-,-) 
  tree/S1_0/g50/z                      (u)     in_0->z  R     unmapped_xor2       1  1.1     0    33     845    (-,-) 
  tree/S1_0/g51/z                      (u)     in_0->z  R     unmapped_xor2       3  3.3     0    37     882    (-,-) 
  tree/S1_FINAL/g22/z                  (u)     in_0->z  R     unmapped_xor2       1  1.1     0    33     915    (-,-) 
  tree/S1_FINAL/g23/z                  (u)     in_0->z  R     unmapped_xor2       3  3.3     0    37     952    (-,-) 
  tree/S2_FINAL/g43/z                  (u)     in_0->z  R     unmapped_xor2       1  1.1     0    33     985    (-,-) 
  tree/S2_FINAL/g44/z                  (u)     in_0->z  R     unmapped_xor2       3  3.3     0    37    1022    (-,-) 
  tree/S2_FINAL/g50/z                  (u)     in_0->z  R     unmapped_xor2       1  1.1     0    33    1055    (-,-) 
  tree/S2_FINAL/g51/z                  (u)     in_0->z  R     unmapped_xor2       2  2.2     0    35    1091    (-,-) 
  cla/g2/g4/z                          (u)     in_0->z  R     unmapped_xor2       2  2.2     0    35    1126    (-,-) 
  cla/g12/z                            (u)     in_0->z  R     unmapped_and2       1  1.1     0    16    1143    (-,-) 
  cla/g13/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1162    (-,-) 
  cla/g15/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1178    (-,-) 
  cla/g16/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1197    (-,-) 
  cla/g18/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1214    (-,-) 
  cla/g19/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1232    (-,-) 
  cla/g21/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1249    (-,-) 
  cla/g22/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1268    (-,-) 
  cla/g24/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1284    (-,-) 
  cla/g25/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1303    (-,-) 
  cla/g27/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1320    (-,-) 
  cla/g28/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1339    (-,-) 
  cla/g30/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1355    (-,-) 
  cla/g31/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1374    (-,-) 
  cla/g33/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1390    (-,-) 
  cla/g34/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1409    (-,-) 
  cla/g36/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1426    (-,-) 
  cla/g37/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1445    (-,-) 
  cla/g39/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1461    (-,-) 
  cla/g40/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1480    (-,-) 
  cla/g42/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1497    (-,-) 
  cla/g43/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1516    (-,-) 
  cla/g45/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1532    (-,-) 
  cla/g46/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1551    (-,-) 
  cla/g48/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1568    (-,-) 
  cla/g49/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1586    (-,-) 
  cla/g51/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1603    (-,-) 
  cla/g52/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1622    (-,-) 
  cla/g54/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1638    (-,-) 
  cla/g55/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1657    (-,-) 
  cla/g57/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1674    (-,-) 
  cla/g58/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1693    (-,-) 
  cla/g60/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1709    (-,-) 
  cla/g61/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1728    (-,-) 
  cla/g63/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1744    (-,-) 
  cla/g64/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1763    (-,-) 
  cla/g66/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1780    (-,-) 
  cla/g67/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1799    (-,-) 
  cla/g69/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1815    (-,-) 
  cla/g70/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1834    (-,-) 
  cla/g72/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1851    (-,-) 
  cla/g73/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1870    (-,-) 
  cla/g75/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1886    (-,-) 
  cla/g76/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1905    (-,-) 
  cla/g78/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1922    (-,-) 
  cla/g79/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1940    (-,-) 
  cla/g81/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1957    (-,-) 
  cla/g82/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    1976    (-,-) 
  cla/g84/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    1992    (-,-) 
  cla/g85/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    2011    (-,-) 
  cla/g87/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    2028    (-,-) 
  cla/g88/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    2047    (-,-) 
  cla/g90/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    2063    (-,-) 
  cla/g91/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    2082    (-,-) 
  cla/g93/z                            (u)     in_1->z  R     unmapped_and2       1  1.1     0    16    2098    (-,-) 
  cla/g94/z                            (u)     in_1->z  R     unmapped_or2        2  2.2     0    19    2117    (-,-) 
  cla/g98/z                            (u)     in_1->z  R     unmapped_xor2       1  0.0     0    29    2146    (-,-) 
  PROD_RESULT[31]                      -       -        R     (port)              -    -     -     0    2146    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

