{
    "code": "module TopModule (\n    input logic in,         // 1-bit input port, unsigned\n    output logic out        // 1-bit output port, unsigned\n);\n\nassign out = in;  // Direct combinational assignment\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}