/*
`define LATTICE_FAMILY "ECP2"
`define LATTICE_FAMILY_ECP2
`ifndef SYSTEM_CONF
`define SYSTEM_CONF
`timescale 1ns / 100 ps
`define CharIODevice
//`define DEBUG_ROM
//`define CFG_DEBUG_ENABLED
//`define CFG_EBA_RESET 32'h4000000
//`define CFG_DEBA_RESET 32'hc000000
`define MULT_ENABLE
`define CFG_PL_MULTIPLY_ENABLED
`define SHIFT_ENABLE
`define CFG_PL_BARREL_SHIFT_ENABLED
`define CFG_MC_DIVIDE_ENABLED
`define CFG_SIGN_EXTEND_ENABLED
`define CFG_BREAKPOINTS 32'h0
`define CFG_WATCHPOINTS 32'h0
//`define CFG_JTAG_ENABLED
//`define CFG_JTAG_UART_ENABLED
`define CFG_ICACHE_ENABLED
`define CFG_ICACHE_BASE_ADDRESS 32'h0
`define CFG_ICACHE_LIMIT 32'hc003fff
`define CFG_ICACHE_SETS 512
`define CFG_ICACHE_ASSOCIATIVITY 1
`define CFG_ICACHE_BYTES_PER_LINE 16
`define CFG_DCACHE_ENABLED
`define CFG_DCACHE_BASE_ADDRESS 32'h0
`define CFG_DCACHE_LIMIT 32'hc003fff
`define CFG_DCACHE_SETS 512
`define CFG_DCACHE_ASSOCIATIVITY 1
`define CFG_DCACHE_BYTES_PER_LINE 16
`define INCLUDE_LM32
`define ADDRESS_LOCK
`define ADDRESS_LOCK
//`define flashREAD_LATENCY 8
//`define flashWRITE_LATENCY 8
//`define flashSRAM_ADDR_WIDTH 25
//`define flashSRAM_DATA_WIDTH 32
//`define flashSRAM_BE_WIDTH 4
//`define flashFLASH_SIGNALS
//`define FLASH_BYTE_ENB
//`define flashFLASH_BYTEN
//`define FLASH_WP_ENB
//`define flashFLASH_WPN
//`define FLASH_RST_ENB
//`define flashFLASH_RSTN
`define ADDRESS_LOCK
`define uartADDRWIDTH 5
`define uartDATAWIDTH 8
`define uartCLK_IN_MHZ 75.0
`define uartBAUD_RATE 115200
`define IB_SIZE 32'h4
`define OB_SIZE 32'h4
`define BLOCK_WRITE
`define BLOCK_READ
`define DATA_BITS 8
`define STOP_BITS 1
`define INTERRUPT_DRIVEN
`define CharIODevice
`define ADDRESS_LOCK
`define timer0PERIOD_NUM 32'h14
`define timer0PERIOD_WIDTH 32'h20
`define timer0WRITEABLE_PERIOD
`define timer0READABLE_SNAPSHOT
`define timer0START_STOP_CONTROL
`define ADDRESS_LOCK
`define LEDOUTPUT_PORTS_ONLY
`define LEDDATA_WIDTH 32'h8
`define ADDRESS_LOCK
`define LED_7SegsOUTPUT_PORTS_ONLY
`define LED_7SegsDATA_WIDTH 32'ha
`define ADDRESS_LOCK
`define STAT_REGS
`define ts_mac_coreTXRX_FIFO_DEPTH 512
`define MIIM_MODULE
`define Run_IPexpress IPexpress
//`define NGO c:/demo/LinuxPlatform_ECP2/components/ts_mac_top/ipexpress/ts_mac_core/ts_mac_core.ngo
//`define ISPLEVER_PRJ C:/Demo/LinuxPlatform_ECP2/lever/LinuxPlatform_ECP2.syn
`define ADDRESS_LOCK
`define timer1_devonlyPERIOD_NUM 32'h14
`define timer1_devonlyPERIOD_WIDTH 32'h20
`define timer1_devonlyWRITEABLE_PERIOD
`define timer1_devonlyREADABLE_SNAPSHOT
`define timer1_devonlySTART_STOP_CONTROL
`define ADDRESS_LOCK
`define timer2_devonlyPERIOD_NUM 32'h14
`define timer2_devonlyPERIOD_WIDTH 32'h20
`define timer2_devonlyWRITEABLE_PERIOD
`define timer2_devonlyREADABLE_SNAPSHOT
`define timer2_devonlySTART_STOP_CONTROL
//`define ddr_sdramSYS_FREQ 75.0
//`define ddr_sdramDDR_FREQ 100
//`define ddr_sdramBST_CNT_READ 32'h1
`define ADDRESS_LOCK
`define Run_IPexpress IPexpress
//`define NGO c:/demo/LinuxPlatform_ECP2/components/wb_ddr_ctl/ipexpress/ddr_sdram/ddr_sdram.ngo
//`define ISPLEVER_PRJ C:/Demo/LinuxPlatform_ECP2/lever/LinuxPlatform_ECP2.syn
//`define PARAM_FILE "ddr_p_eval/$/src/params/ddr_sdram_mem_params.v"
//`define MEM_TOP "ddr_p_eval/$/src/rtl/top/@/ddr_sdram_mem_top.v"
`endif // SYSTEM_CONF
*/
