##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for RadioController_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (RadioController_IntClock:R vs. RadioController_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: ClockBlock/clk_bus        | N/A                   | Target: 24.00 MHz  | 
Clock: ClockBlock/dclk_0         | N/A                   | Target: 2.00 MHz   | 
Clock: CyBUS_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 24.00 MHz  | 
Clock: RadioController_IntClock  | Frequency: 64.35 MHz  | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
RadioController_IntClock  RadioController_IntClock  500000           484461      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase            
-----------  ------------  --------------------------  
MISO(0)_PAD  20905         RadioController_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase            
------------  ------------  --------------------------  
LED_0(0)_PAD  40337         CyBUS_CLK:R                 
LED_1(0)_PAD  32620         CyBUS_CLK:R                 
LED_2(0)_PAD  32593         CyBUS_CLK:R                 
LED_3(0)_PAD  32308         CyBUS_CLK:R                 
LED_4(0)_PAD  31454         CyBUS_CLK:R                 
LED_5(0)_PAD  30654         CyBUS_CLK:R                 
LED_6(0)_PAD  30632         CyBUS_CLK:R                 
LED_7(0)_PAD  30669         CyBUS_CLK:R                 
MOSI(0)_PAD   26632         RadioController_IntClock:R  
SCLK(0)_PAD   24200         RadioController_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for RadioController_IntClock
******************************************************
Clock: RadioController_IntClock
Frequency: 64.35 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : \RadioController:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \RadioController:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484461p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -1850
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   498150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13689
-------------------------------------   ----- 
End-of-path arrival time (ps)           13689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0   count7cell      2110   2110  484461  RISE       1
\RadioController:BSPIM:load_rx_data\/main_4  macrocell15     3597   5707  484461  RISE       1
\RadioController:BSPIM:load_rx_data\/q       macrocell15     3350   9057  484461  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4632  13689  484461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (RadioController_IntClock:R vs. RadioController_IntClock:R)
*****************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : \RadioController:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \RadioController:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484461p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -1850
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   498150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13689
-------------------------------------   ----- 
End-of-path arrival time (ps)           13689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0   count7cell      2110   2110  484461  RISE       1
\RadioController:BSPIM:load_rx_data\/main_4  macrocell15     3597   5707  484461  RISE       1
\RadioController:BSPIM:load_rx_data\/q       macrocell15     3350   9057  484461  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4632  13689  484461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : \RadioController:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \RadioController:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484461p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -1850
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   498150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13689
-------------------------------------   ----- 
End-of-path arrival time (ps)           13689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0   count7cell      2110   2110  484461  RISE       1
\RadioController:BSPIM:load_rx_data\/main_4  macrocell15     3597   5707  484461  RISE       1
\RadioController:BSPIM:load_rx_data\/q       macrocell15     3350   9057  484461  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4632  13689  484461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \RadioController:BSPIM:RxStsReg\/status_6
Capture Clock  : \RadioController:BSPIM:RxStsReg\/clock
Path slack     : 484708p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -1570
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13722
-------------------------------------   ----- 
End-of-path arrival time (ps)           13722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  484708  RISE       1
\RadioController:BSPIM:rx_status_6\/main_5          macrocell16     2766   8046  484708  RISE       1
\RadioController:BSPIM:rx_status_6\/q               macrocell16     3350  11396  484708  RISE       1
\RadioController:BSPIM:RxStsReg\/status_6           statusicell1    2327  13722  484708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:RxStsReg\/clock                     statusicell1        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : \RadioController:BSPIM:TxStsReg\/status_0
Capture Clock  : \RadioController:BSPIM:TxStsReg\/clock
Path slack     : 485380p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -1570
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13050
-------------------------------------   ----- 
End-of-path arrival time (ps)           13050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q           macrocell17    1250   1250  485380  RISE       1
\RadioController:BSPIM:tx_status_0\/main_2  macrocell20    6138   7388  485380  RISE       1
\RadioController:BSPIM:tx_status_0\/q       macrocell20    3350  10738  485380  RISE       1
\RadioController:BSPIM:TxStsReg\/status_0   statusicell2   2312  13050  485380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:TxStsReg\/clock                     statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \RadioController:BSPIM:state_0\/main_3
Capture Clock  : \RadioController:BSPIM:state_0\/clock_0
Path slack     : 485491p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  485491  RISE       1
\RadioController:BSPIM:state_0\/main_3              macrocell17     5719  10999  485491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 485866p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10624
-------------------------------------   ----- 
End-of-path arrival time (ps)           10624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   8300   8300  485866  RISE       1
Net_23/main_4                              macrocell9      2324  10624  485866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : \RadioController:BSPIM:TxStsReg\/status_3
Capture Clock  : \RadioController:BSPIM:TxStsReg\/clock
Path slack     : 486101p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -1570
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12329
-------------------------------------   ----- 
End-of-path arrival time (ps)           12329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0   count7cell     2110   2110  484461  RISE       1
\RadioController:BSPIM:load_rx_data\/main_4  macrocell15    3597   5707  484461  RISE       1
\RadioController:BSPIM:load_rx_data\/q       macrocell15    3350   9057  484461  RISE       1
\RadioController:BSPIM:TxStsReg\/status_3    statusicell2   3272  12329  486101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:TxStsReg\/clock                     statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : \RadioController:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \RadioController:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486155p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -6300
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q            macrocell17     1250   1250  485380  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   6295   7545  486155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \RadioController:BSPIM:state_1\/main_8
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 487147p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  485491  RISE       1
\RadioController:BSPIM:state_1\/main_8              macrocell18     4063   9343  487147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \RadioController:BSPIM:state_2\/main_8
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 487147p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  485491  RISE       1
\RadioController:BSPIM:state_2\/main_8              macrocell19     4063   9343  487147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : \RadioController:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \RadioController:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488569p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -6300
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q            macrocell18     1250   1250  487619  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3881   5131  488569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 489102p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q  macrocell17   1250   1250  485380  RISE       1
Net_23/main_3                      macrocell9    6138   7388  489102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 489113p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q  macrocell17   1250   1250  485380  RISE       1
Net_25/main_3                      macrocell10   6127   7377  489113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : \RadioController:BSPIM:load_cond\/main_2
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 489113p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q         macrocell17   1250   1250  485380  RISE       1
\RadioController:BSPIM:load_cond\/main_2  macrocell14   6127   7377  489113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : \RadioController:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \RadioController:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489538p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -6300
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q            macrocell19     1250   1250  487800  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   2912   4162  489538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:sR8:Dp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : \RadioController:BSPIM:ld_ident\/main_2
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 490201p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q        macrocell17   1250   1250  485380  RISE       1
\RadioController:BSPIM:ld_ident\/main_2  macrocell13   5039   6289  490201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : \RadioController:BSPIM:state_1\/main_2
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 490201p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q       macrocell17   1250   1250  485380  RISE       1
\RadioController:BSPIM:state_1\/main_2  macrocell18   5039   6289  490201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : \RadioController:BSPIM:state_2\/main_2
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 490201p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q       macrocell17   1250   1250  485380  RISE       1
\RadioController:BSPIM:state_2\/main_2  macrocell19   5039   6289  490201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 490207p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:ld_ident\/q  macrocell13   1250   1250  490207  RISE       1
Net_23/main_10                      macrocell9    5033   6283  490207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : Net_4/main_2
Capture Clock  : Net_4/clock_0
Path slack     : 490212p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q  macrocell17   1250   1250  485380  RISE       1
Net_4/main_2                       macrocell11   5028   6278  490212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell11         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : \RadioController:BSPIM:cnt_enable\/main_2
Capture Clock  : \RadioController:BSPIM:cnt_enable\/clock_0
Path slack     : 490212p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q          macrocell17   1250   1250  485380  RISE       1
\RadioController:BSPIM:cnt_enable\/main_2  macrocell12   5028   6278  490212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:cnt_enable\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 490783p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5707
-------------------------------------   ---- 
End-of-path arrival time (ps)           5707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484461  RISE       1
Net_23/main_9                               macrocell9    3597   5707  490783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : \RadioController:BSPIM:state_0\/main_1
Capture Clock  : \RadioController:BSPIM:state_0\/clock_0
Path slack     : 490791p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q       macrocell18   1250   1250  487619  RISE       1
\RadioController:BSPIM:state_0\/main_1  macrocell17   4449   5699  490791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 490809p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484487  RISE       1
Net_23/main_5                               macrocell9    3571   5681  490809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 490819p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484497  RISE       1
Net_23/main_8                               macrocell9    3561   5671  490819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:cnt_enable\/q
Path End       : \RadioController:BSPIM:BitCounter\/enable
Capture Clock  : \RadioController:BSPIM:BitCounter\/clock
Path slack     : 490918p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3340
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:cnt_enable\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:cnt_enable\/q       macrocell12   1250   1250  490918  RISE       1
\RadioController:BSPIM:BitCounter\/enable  count7cell    4492   5742  490918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 490952p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484630  RISE       1
Net_23/main_6                               macrocell9    3428   5538  490952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_3
Path End       : \RadioController:BSPIM:load_cond\/main_4
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 490961p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484630  RISE       1
\RadioController:BSPIM:load_cond\/main_4    macrocell14   3419   5529  490961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_4
Path End       : \RadioController:BSPIM:load_cond\/main_3
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 490965p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484487  RISE       1
\RadioController:BSPIM:load_cond\/main_3    macrocell14   3415   5525  490965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 490970p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484648  RISE       1
Net_23/main_7                               macrocell9    3410   5520  490970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : \RadioController:BSPIM:load_cond\/main_7
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 490974p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484461  RISE       1
\RadioController:BSPIM:load_cond\/main_7    macrocell14   3406   5516  490974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_1
Path End       : \RadioController:BSPIM:load_cond\/main_6
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 490977p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484497  RISE       1
\RadioController:BSPIM:load_cond\/main_6    macrocell14   3403   5513  490977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_2
Path End       : \RadioController:BSPIM:load_cond\/main_5
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 490978p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484648  RISE       1
\RadioController:BSPIM:load_cond\/main_5    macrocell14   3402   5512  490978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 491341p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q  macrocell18   1250   1250  487619  RISE       1
Net_23/main_2                      macrocell9    3899   5149  491341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 491467p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_23/q       macrocell9    1250   1250  491467  RISE       1
Net_23/main_0  macrocell9    3773   5023  491467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 491522p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q  macrocell19   1250   1250  487800  RISE       1
Net_23/main_1                      macrocell9    3718   4968  491522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell9          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 491524p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q  macrocell18   1250   1250  487619  RISE       1
Net_25/main_2                      macrocell10   3716   4966  491524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : \RadioController:BSPIM:load_cond\/main_1
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 491524p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q         macrocell18   1250   1250  487619  RISE       1
\RadioController:BSPIM:load_cond\/main_1  macrocell14   3716   4966  491524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 491537p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q  macrocell19   1250   1250  487800  RISE       1
Net_25/main_1                      macrocell10   3703   4953  491537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : \RadioController:BSPIM:load_cond\/main_0
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 491537p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q         macrocell19   1250   1250  487800  RISE       1
\RadioController:BSPIM:load_cond\/main_0  macrocell14   3703   4953  491537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : \RadioController:BSPIM:state_0\/main_0
Capture Clock  : \RadioController:BSPIM:state_0\/clock_0
Path slack     : 491589p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q       macrocell19   1250   1250  487800  RISE       1
\RadioController:BSPIM:state_0\/main_0  macrocell17   3651   4901  491589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : \RadioController:BSPIM:ld_ident\/main_7
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 491711p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484461  RISE       1
\RadioController:BSPIM:ld_ident\/main_7     macrocell13   2669   4779  491711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : \RadioController:BSPIM:state_1\/main_7
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 491711p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484461  RISE       1
\RadioController:BSPIM:state_1\/main_7      macrocell18   2669   4779  491711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_0
Path End       : \RadioController:BSPIM:state_2\/main_7
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 491711p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_0  count7cell    2110   2110  484461  RISE       1
\RadioController:BSPIM:state_2\/main_7      macrocell19   2669   4779  491711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:cnt_enable\/q
Path End       : \RadioController:BSPIM:cnt_enable\/main_3
Capture Clock  : \RadioController:BSPIM:cnt_enable\/clock_0
Path slack     : 491720p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:cnt_enable\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:cnt_enable\/q       macrocell12   1250   1250  490918  RISE       1
\RadioController:BSPIM:cnt_enable\/main_3  macrocell12   3520   4770  491720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:cnt_enable\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_4
Path End       : \RadioController:BSPIM:ld_ident\/main_3
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 491737p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484487  RISE       1
\RadioController:BSPIM:ld_ident\/main_3     macrocell13   2643   4753  491737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_4
Path End       : \RadioController:BSPIM:state_1\/main_3
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 491737p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484487  RISE       1
\RadioController:BSPIM:state_1\/main_3      macrocell18   2643   4753  491737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_4
Path End       : \RadioController:BSPIM:state_2\/main_3
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 491737p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_4  count7cell    2110   2110  484487  RISE       1
\RadioController:BSPIM:state_2\/main_3      macrocell19   2643   4753  491737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 491740p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell10         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_25/q       macrocell10   1250   1250  491740  RISE       1
Net_25/main_0  macrocell10   3500   4750  491740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell10         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_1
Path End       : \RadioController:BSPIM:ld_ident\/main_6
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 491744p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484497  RISE       1
\RadioController:BSPIM:ld_ident\/main_6     macrocell13   2636   4746  491744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_1
Path End       : \RadioController:BSPIM:state_1\/main_6
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 491744p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484497  RISE       1
\RadioController:BSPIM:state_1\/main_6      macrocell18   2636   4746  491744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_1
Path End       : \RadioController:BSPIM:state_2\/main_6
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 491744p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_1  count7cell    2110   2110  484497  RISE       1
\RadioController:BSPIM:state_2\/main_6      macrocell19   2636   4746  491744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_0\/q
Path End       : \RadioController:BSPIM:state_0\/main_2
Capture Clock  : \RadioController:BSPIM:state_0\/clock_0
Path slack     : 492046p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_0\/q       macrocell17   1250   1250  485380  RISE       1
\RadioController:BSPIM:state_0\/main_2  macrocell17   3194   4444  492046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_3
Path End       : \RadioController:BSPIM:ld_ident\/main_4
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 492052p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484630  RISE       1
\RadioController:BSPIM:ld_ident\/main_4     macrocell13   2328   4438  492052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_3
Path End       : \RadioController:BSPIM:state_1\/main_4
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 492052p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484630  RISE       1
\RadioController:BSPIM:state_1\/main_4      macrocell18   2328   4438  492052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_3
Path End       : \RadioController:BSPIM:state_2\/main_4
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 492052p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_3  count7cell    2110   2110  484630  RISE       1
\RadioController:BSPIM:state_2\/main_4      macrocell19   2328   4438  492052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_2
Path End       : \RadioController:BSPIM:ld_ident\/main_5
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 492068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484648  RISE       1
\RadioController:BSPIM:ld_ident\/main_5     macrocell13   2312   4422  492068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_2
Path End       : \RadioController:BSPIM:state_1\/main_5
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 492068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484648  RISE       1
\RadioController:BSPIM:state_1\/main_5      macrocell18   2312   4422  492068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:BitCounter\/count_2
Path End       : \RadioController:BSPIM:state_2\/main_5
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 492068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:BitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:BitCounter\/count_2  count7cell    2110   2110  484648  RISE       1
\RadioController:BSPIM:state_2\/main_5      macrocell19   2312   4422  492068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:ld_ident\/q
Path End       : \RadioController:BSPIM:ld_ident\/main_8
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 492099p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:ld_ident\/q       macrocell13   1250   1250  490207  RISE       1
\RadioController:BSPIM:ld_ident\/main_8  macrocell13   3141   4391  492099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:ld_ident\/q
Path End       : \RadioController:BSPIM:state_1\/main_9
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 492099p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:ld_ident\/q      macrocell13   1250   1250  490207  RISE       1
\RadioController:BSPIM:state_1\/main_9  macrocell18   3141   4391  492099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:ld_ident\/q
Path End       : \RadioController:BSPIM:state_2\/main_9
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 492099p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:ld_ident\/q      macrocell13   1250   1250  490207  RISE       1
\RadioController:BSPIM:state_2\/main_9  macrocell19   3141   4391  492099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 492428p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q  macrocell18   1250   1250  487619  RISE       1
Net_4/main_1                       macrocell11   2812   4062  492428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : \RadioController:BSPIM:cnt_enable\/main_1
Capture Clock  : \RadioController:BSPIM:cnt_enable\/clock_0
Path slack     : 492428p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q          macrocell18   1250   1250  487619  RISE       1
\RadioController:BSPIM:cnt_enable\/main_1  macrocell12   2812   4062  492428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:cnt_enable\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : \RadioController:BSPIM:ld_ident\/main_1
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 492437p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q        macrocell18   1250   1250  487619  RISE       1
\RadioController:BSPIM:ld_ident\/main_1  macrocell13   2803   4053  492437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : \RadioController:BSPIM:state_1\/main_1
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 492437p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q       macrocell18   1250   1250  487619  RISE       1
\RadioController:BSPIM:state_1\/main_1  macrocell18   2803   4053  492437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_1\/q
Path End       : \RadioController:BSPIM:state_2\/main_1
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 492437p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_1\/q       macrocell18   1250   1250  487619  RISE       1
\RadioController:BSPIM:state_2\/main_1  macrocell19   2803   4053  492437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 492615p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q  macrocell19   1250   1250  487800  RISE       1
Net_4/main_0                       macrocell11   2625   3875  492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : \RadioController:BSPIM:cnt_enable\/main_0
Capture Clock  : \RadioController:BSPIM:cnt_enable\/clock_0
Path slack     : 492615p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q          macrocell19   1250   1250  487800  RISE       1
\RadioController:BSPIM:cnt_enable\/main_0  macrocell12   2625   3875  492615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:cnt_enable\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : \RadioController:BSPIM:ld_ident\/main_0
Capture Clock  : \RadioController:BSPIM:ld_ident\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q        macrocell19   1250   1250  487800  RISE       1
\RadioController:BSPIM:ld_ident\/main_0  macrocell13   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:ld_ident\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : \RadioController:BSPIM:state_1\/main_0
Capture Clock  : \RadioController:BSPIM:state_1\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q       macrocell19   1250   1250  487800  RISE       1
\RadioController:BSPIM:state_1\/main_0  macrocell18   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_1\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:state_2\/q
Path End       : \RadioController:BSPIM:state_2\/main_0
Capture Clock  : \RadioController:BSPIM:state_2\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:state_2\/q       macrocell19   1250   1250  487800  RISE       1
\RadioController:BSPIM:state_2\/main_0  macrocell19   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RadioController:BSPIM:load_cond\/q
Path End       : \RadioController:BSPIM:load_cond\/main_8
Capture Clock  : \RadioController:BSPIM:load_cond\/clock_0
Path slack     : 492927p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\RadioController:BSPIM:load_cond\/q       macrocell14   1250   1250  492927  RISE       1
\RadioController:BSPIM:load_cond\/main_8  macrocell14   2313   3563  492927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RadioController:BSPIM:load_cond\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : Net_4/main_3
Capture Clock  : Net_4/clock_0
Path slack     : 492954p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (RadioController_IntClock:R#1 vs. RadioController_IntClock:R#2)   500000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell11         0      0  RISE       1

Data path
pin name      model name   delay     AT   slack  edge  Fanout
------------  -----------  -----  -----  ------  ----  ------
Net_4/q       macrocell11   1250   1250  492954  RISE       1
Net_4/main_3  macrocell11   2286   3536  492954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell11         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

