library ieee;
use ieee.std_logic.1164.all;

entity full_adder is
port(	bitA: in std_ulogic;
	bitB: in std_ulogic;
	carry_in: in std_ulogic;
	sum: out std_ulogic;
	carry_out: out std_ulogic;
);
end half_adder;

architecture logic of full_adder is
begin
end logic;