// Seed: 3544246309
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  generate
    for (id_4 = 1'd0; id_1; id_0 = 1) begin
      assign id_3[1] = {id_2};
    end
  endgenerate
  assign id_4 = 1;
  assign id_4 = id_2 + id_2;
endmodule
