<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Mem logger &mdash; Minimal NDK Application Docs  documentation</title>
      <link rel="stylesheet" href="../../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../../_static/css/theme_overrides.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../../" id="documentation_options" src="../../../../../_static/documentation_options.js"></script>
        <script src="../../../../../_static/jquery.js"></script>
        <script src="../../../../../_static/underscore.js"></script>
        <script src="../../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../../_static/doctools.js"></script>
        <script src="../../../../../_static/sphinx_highlight.js"></script>
    <script src="../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" />
    <link rel="next" title="UVM Verification" href="../../../../ver.html" />
    <link rel="prev" title="Data logger" href="../readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../index.html" class="icon icon-home">
            Minimal NDK Application Docs
          </a>
              <div class="version">
                Git branch: devel, <br> Git hash: c0ae043c
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_core/doc/terminology.html">Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_core/intel/readme.html">NDK architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_cards/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_cards/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_cards/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_cards/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_cards/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ndk_cards/ia-420f/readme.html">Bittware IA-420F</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../debug.html">Debug Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../mem_tester/readme.html">DDR4 Memory Tester</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../histogramer/readme.html">Histogramer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../latency_meter/readme.html">Latency meter</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../readme.html">Data logger</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../readme.html#key-features">Key features</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../readme.html#data-logger-warping-component">Data logger warping component</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">Mem logger</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../readme.html#component-port-and-generics-description">Component port and generics description</a></li>
<li class="toctree-l3"><a class="reference internal" href="../readme.html#instance-template-simple-usage">Instance template (simple usage)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../readme.html#instance-template-full-usage">Instance template (full usage)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../readme.html#control-sw">Control SW</a></li>
<li class="toctree-l3"><a class="reference internal" href="../readme.html#mi-address-space">MI address space</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../index.html">Minimal NDK Application Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../debug.html">Debug Tools</a></li>
          <li class="breadcrumb-item"><a href="../readme.html">Data logger</a></li>
      <li class="breadcrumb-item active">Mem logger</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../_sources/ofm_doc/comp/debug/data_logger/mem_logger/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="mem-logger">
<span id="id1"></span><h1>Mem logger<a class="headerlink" href="#mem-logger" title="Permalink to this heading"></a></h1>
<p>Mem logger is wrap around <a class="reference internal" href="../readme.html#data-logger"><span class="std std-ref">DATA_LOGGER</span></a> that is able to log common statistics about memory interface.
Example usage can be found in <a class="reference internal" href="../../mem_tester/readme.html#mem-tester"><span class="std std-ref">MEM_TESTER</span></a> component.</p>
<section id="key-features">
<h2>Key features<a class="headerlink" href="#key-features" title="Permalink to this heading"></a></h2>
<ul>
<li><p>Measured statistics</p>
<blockquote>
<div><ul>
<li><p>Number of read and write requests and words (including requested read words and received read words)</p></li>
<li><p>Number of ticks between first and last read, write and both (SW can calculate data flow)</p></li>
<li><p>Read requests latencies (minimum, maximum, average and histogram)</p>
<blockquote>
<div><ul class="simple">
<li><p><a class="reference internal" href="../../latency_meter/readme.html#latency-meter"><span class="std std-ref">LATENCY_METER</span></a> and <a class="reference internal" href="../../histogramer/readme.html#histogramer"><span class="std std-ref">HISTOGRAMER</span></a> components are used</p></li>
</ul>
</div></blockquote>
</li>
</ul>
</div></blockquote>
</li>
<li><p>You can specify if read latency should be measured to the first or last received word (default: to last word)</p></li>
</ul>
</section>
<section id="component-port-and-generics-description">
<h2>Component port and generics description<a class="headerlink" href="#component-port-and-generics-description" title="Permalink to this heading"></a></h2>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-mem_logger">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">MEM_LOGGER</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-mem_logger" title="Permalink to this definition"></a></dt>
<dd><span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-mem_logger-mem_data_width"><td><p>MEM_DATA_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>512</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mem_logger-mem_addr_width"><td><p>MEM_ADDR_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>26</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mem_logger-mem_burst_count_width"><td><p>MEM_BURST_COUNT_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>7</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mem_logger-mem_freq_khz"><td><p>MEM_FREQ_KHZ</p></td>
<td><p>integer</p></td>
<td><p>266660</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mem_logger-mi_data_width"><td><p>MI_DATA_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mem_logger-mi_addr_width"><td><p>MI_ADDR_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mem_logger-histogram_boxes"><td><p>HISTOGRAM_BOXES</p></td>
<td><p>integer</p></td>
<td><p>255</p></td>
<td><p>Specify read latency histogram precision</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mem_logger-max_paralel_reads"><td><p>MAX_PARALEL_READS</p></td>
<td><p>integer</p></td>
<td><p>64</p></td>
<td><p>Specify maximum paraller read requests</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-mem_logger-latency_ticks_width"><td><p>LATENCY_TICKS_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>11</p></td>
<td><p>Specify read latency ticks count width</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-mem_logger-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-mem_logger-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-rst"><td><p>RST</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-rst_done"><td><p>RST_DONE</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Memory interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-mem_ready"><td><p>MEM_READY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-mem_read"><td><p>MEM_READ</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-mem_write"><td><p>MEM_WRITE</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-mem_address"><td><p>MEM_ADDRESS</p></td>
<td><p>std_logic_vector(MEM_ADDR_WIDTH - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-mem_read_data"><td><p>MEM_READ_DATA</p></td>
<td><p>std_logic_vector(MEM_DATA_WIDTH - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-mem_write_data"><td><p>MEM_WRITE_DATA</p></td>
<td><p>std_logic_vector(MEM_DATA_WIDTH - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-mem_burst_count"><td><p>MEM_BURST_COUNT</p></td>
<td><p>std_logic_vector(MEM_BURST_COUNT_WIDTH - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-mem_read_data_valid"><td><p>MEM_READ_DATA_VALID</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MI bus interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(MI_DATA_WIDTH - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(MI_ADDR_WIDTH - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(MI_DATA_WIDTH / 8 - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-mem_logger-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(MI_DATA_WIDTH - 1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-mem_logger-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>
<section id="instance-template-simple-usage">
<h2>Instance template (simple usage)<a class="headerlink" href="#instance-template-simple-usage" title="Permalink to this heading"></a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mem_logger_i</span> <span class="p">:</span> <span class="n">entity</span> <span class="n">work</span><span class="o">.</span><span class="n">MEM_LOGGER</span>
<span class="n">generic</span> <span class="nb">map</span> <span class="p">(</span>
    <span class="n">MEM_DATA_WIDTH</span>          <span class="o">=&gt;</span> <span class="n">MEM_DATA_WIDTH</span>       <span class="p">,</span>
    <span class="n">MEM_ADDR_WIDTH</span>          <span class="o">=&gt;</span> <span class="n">MEM_ADDR_WIDTH</span>       <span class="p">,</span>
    <span class="n">MEM_BURST_COUNT_WIDTH</span>   <span class="o">=&gt;</span> <span class="n">MEM_BURST_WIDTH</span>      <span class="p">,</span>
    <span class="n">MEM_FREQ_KHZ</span>            <span class="o">=&gt;</span> <span class="n">AMM_FREQ_KHZ</span>         <span class="p">,</span>

    <span class="n">MI_DATA_WIDTH</span>           <span class="o">=&gt;</span> <span class="n">MI_DATA_WIDTH</span>        <span class="p">,</span>
    <span class="n">MI_ADDR_WIDTH</span>           <span class="o">=&gt;</span> <span class="n">MI_ADDR_WIDTH</span>
<span class="p">)</span>
<span class="n">port</span> <span class="nb">map</span> <span class="p">(</span>
    <span class="n">CLK</span>                     <span class="o">=&gt;</span> <span class="n">MEM_CLK</span>                  <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">RST</span>                     <span class="o">=&gt;</span> <span class="n">MEM_RST</span>                  <span class="p">(</span><span class="n">i</span><span class="p">),</span>

    <span class="n">MEM_READY</span>               <span class="o">=&gt;</span> <span class="n">MEM_AVMM_READY</span>           <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MEM_READ</span>                <span class="o">=&gt;</span> <span class="n">MEM_AVMM_READ</span>            <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MEM_WRITE</span>               <span class="o">=&gt;</span> <span class="n">MEM_AVMM_WRITE</span>           <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MEM_ADDRESS</span>             <span class="o">=&gt;</span> <span class="n">MEM_AVMM_ADDRESS</span>         <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MEM_READ_DATA</span>           <span class="o">=&gt;</span> <span class="n">MEM_AVMM_READDATA</span>        <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MEM_WRITE_DATA</span>          <span class="o">=&gt;</span> <span class="n">MEM_AVMM_WRITEDATA</span>       <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MEM_BURST_COUNT</span>         <span class="o">=&gt;</span> <span class="n">MEM_AVMM_BURSTCOUNT</span>      <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MEM_READ_DATA_VALID</span>     <span class="o">=&gt;</span> <span class="n">MEM_AVMM_READDATAVALID</span>   <span class="p">(</span><span class="n">i</span><span class="p">),</span>

    <span class="n">MI_DWR</span>                  <span class="o">=&gt;</span> <span class="n">mem_mi_dwr</span>               <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MI_ADDR</span>                 <span class="o">=&gt;</span> <span class="n">mem_mi_addr</span>              <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MI_BE</span>                   <span class="o">=&gt;</span> <span class="n">mem_mi_be</span>                <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MI_RD</span>                   <span class="o">=&gt;</span> <span class="n">mem_mi_rd</span>                <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MI_WR</span>                   <span class="o">=&gt;</span> <span class="n">mem_mi_wr</span>                <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MI_ARDY</span>                 <span class="o">=&gt;</span> <span class="n">mem_mi_ardy</span>              <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MI_DRD</span>                  <span class="o">=&gt;</span> <span class="n">mem_mi_drd</span>               <span class="p">(</span><span class="n">i</span><span class="p">),</span>
    <span class="n">MI_DRDY</span>                 <span class="o">=&gt;</span> <span class="n">mem_mi_drdy</span>              <span class="p">(</span><span class="n">i</span><span class="p">)</span>
<span class="p">);</span>
</pre></div>
</div>
</section>
<section id="control-sw">
<h2>Control SW<a class="headerlink" href="#control-sw" title="Permalink to this heading"></a></h2>
<p>First install <code class="docutils literal notranslate"><span class="pre">DATA_LOGGER</span></code> package</p>
<ul class="simple">
<li><p>You also need to install <code class="docutils literal notranslate"><span class="pre">python</span> <span class="pre">nfb</span></code> package</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">cd</span> <span class="n">data_logger</span><span class="o">/</span><span class="n">sw</span>
<span class="n">python3</span> <span class="n">setup</span><span class="o">.</span><span class="n">py</span> <span class="n">install</span> <span class="o">--</span><span class="n">user</span>
</pre></div>
</div>
<p>Then you can call <code class="docutils literal notranslate"><span class="pre">MEM_LOGGER</span></code> module from your script or call <code class="docutils literal notranslate"><span class="pre">MEM_LOGGER</span></code> directly:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">python3</span> <span class="n">mem_logger</span><span class="o">.</span><span class="n">py</span>
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../readme.html" class="btn btn-neutral float-left" title="Data logger" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../../../ver.html" class="btn btn-neutral float-right" title="UVM Verification" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>