[{"DBLP title": "Chemical and Biological Applications of Digital-Microfluidic Devices.", "DBLP authors": ["Richard B. Fair", "Andrey Khlystov", "Tina D. Tailor", "Vladislav Ivanov", "Randall D. Evans", "Vijay Srinivasan", "Vamsee K. Pamula", "Michael G. Pollack", "Peter B. Griffin", "Jack Zhou"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.8", "OA papers": [{"PaperId": "https://openalex.org/W1964531440", "PaperTitle": "Chemical and Biological Applications of Digital-Microfluidic Devices", "Year": 2007, "CitationCount": 292, "EstimatedCitation": 292, "Affiliations": {"Duke University": 5.0, "Advanced Liquid Logic": 3.0, "Stanford University": 1.0, "Drexel University": 1.0}, "Authors": ["Richard B. Fair", "Andrey Khlystov", "Tina D. Tailor", "Vladimir Ivanov", "Robin J. Evans", "Peter B. Griffin", "Vijay Srinivasan", "Vamsee K. Pamula", "Mark H. Pollack", "Jian Zhou"]}]}, {"DBLP title": "Lab on a Chip for Live-Cell Manipulation.", "DBLP authors": ["Gianni Medoro", "Roberto Guerrieri", "Nicol\u00f2 Manaresi", "Claudio Nastruzzi", "Roberto Gambari"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.21", "OA papers": [{"PaperId": "https://openalex.org/W2054362192", "PaperTitle": "Lab on a Chip for Live-Cell Manipulation", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Silicon Biosystems": 2.0, "University of Perugia": 1.0, "University of Bologna": 1.0, "University of Ferrara": 1.0}, "Authors": ["Gianni Medoro", "Claudio Nastruzzi", "Roberto Guerrieri", "Roberto Gambari", "Nicol\u00f2 Manaresi"]}]}, {"DBLP title": "Electronic Detection of DNA Hybridization: Toward CMOS Microarrays.", "DBLP authors": ["Luca Benini", "Carlotta Guiducci", "Christian Paulus"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.12", "OA papers": [{"PaperId": "https://openalex.org/W2076814487", "PaperTitle": "Electronic Detection of DNA Hybridization: Toward CMOS Microarrays", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Bologna": 1.0, "Siemens (Germany)": 1.0, "ESPCI Paris": 1.0}, "Authors": ["Luca Benini", "Carlotta Guiducci", "Christian Paulus"]}]}, {"DBLP title": "Simulation-Based Analysis of Dielectrophoretic Field Flow Fractionation Devices.", "DBLP authors": ["S. Krishnamoorthy", "J. J. Feng", "Z. J. Chen"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.25", "OA papers": [{"PaperId": "https://openalex.org/W2017164405", "PaperTitle": "Simulation-Based Analysis of Dielectrophoretic Field Flow Fractionation Devices", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Baxter (United States)": 1.0, "Procter & Gamble (Netherlands)": 0.5, "CFD Research": 0.5, "Procter & Gamble (United States)": 1.0}, "Authors": ["Sriram Krishnamoorthy", "Zhenyu Chen", "J.C. Feng"]}]}, {"DBLP title": "Computer-Aided Design and Test for Digital Microfluidics.", "DBLP authors": ["Fei Su", "Jun Zeng"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.9", "OA papers": [{"PaperId": "https://openalex.org/W1964305505", "PaperTitle": "Computer-Aided Design and Test for Digital Microfluidics", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Intel (United States)": 1.0, "Coventor (France)": 1.0}, "Authors": ["Fei Su", "Jun Zeng"]}]}, {"DBLP title": "Testing Microelectronic Biofluidic Systems.", "DBLP authors": ["Hans G. Kerkhoff"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.28", "OA papers": [{"PaperId": "https://openalex.org/W2136322675", "PaperTitle": "Testing Microelectronic Biofluidic Systems", "Year": 2007, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {}, "Authors": ["Hans G. Kerkhoff"]}]}, {"DBLP title": "Roundtable: Design and CAD Challenges for Leading-Edge Multimedia Designs.", "DBLP authors": ["Andrew B. Kahng", "Ira Chayut", "John M. Cohn", "Toshihiro Hattori", "Jeong-Taek Kong", "Pierre G. Paulin", "Rich Tobias"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.24", "OA papers": [{"PaperId": "https://openalex.org/W1988700826", "PaperTitle": "Roundtable: Design and CAD Challenges for Leading-Edge Multimedia Designs", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 1.0, "Nvidia (United Kingdom)": 1.0, "IBM": 1.0, "Renesas Electronics (United States)": 1.0, "Samsung (United States)": 1.0, "STMicroelectronics (Czechia)": 1.0, "CAKE Technology": 1.0}, "Authors": ["Andrew B. Kahng", "Ira Chayut", "John R. Cohn", "Toshihiro Hattori", "Jeong-Taek Kong", "Pierre Paulin", "Richard Tobias"]}]}, {"DBLP title": "A Survey of Hybrid Techniques for Functional Verification.", "DBLP authors": ["Jayanta Bhadra", "Magdy S. Abadir", "Li-C. Wang", "Sandip Ray"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.30", "OA papers": [{"PaperId": "https://openalex.org/W1984733309", "PaperTitle": "A Survey of Hybrid Techniques for Functional Verification", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"ON Semiconductor (United States)": 2.0, "University of California, Santa Barbara": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Jayanta Bhadra", "Magdy S. Abadir", "Li Wang", "Sandip Ray"]}]}, {"DBLP title": "Hybrid Verification of Protocol Bridges.", "DBLP authors": ["Praveen Tiwari", "Raj S. Mitra"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.47", "OA papers": [{"PaperId": "https://openalex.org/W2139828280", "PaperTitle": "Hybrid Verification of Protocol Bridges", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas Instruments (United States)": 2.0}, "Authors": ["Praveen Chandra Tiwari", "Rahul Mitra"]}]}, {"DBLP title": "Combining Theorem Proving with Model Checking through Predicate Abstraction.", "DBLP authors": ["Sandip Ray", "Rob Sumners"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.38", "OA papers": [{"PaperId": "https://openalex.org/W1983371115", "PaperTitle": "Combining Theorem Proving with Model Checking through Predicate Abstraction", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"The University of Texas at Austin": 1.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Sandip Ray", "Rob Sumners"]}]}, {"DBLP title": "Hybrid, Incremental Assertion-Based Verification for TLM Design Flows.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli", "Andrea Fedeli"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.48", "OA papers": [{"PaperId": "https://openalex.org/W2011710471", "PaperTitle": "Hybrid, Incremental Assertion-Based Verification for TLM Design Flows", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Verona": 3.0, "STMicroelectronics (Czechia)": 1.0}, "Authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli", "Anna Fedeli"]}]}, {"DBLP title": "Hybrid Approach to Faster Functional Verification with Full Visibility.", "DBLP authors": ["Chin-Lung Chuang", "Wei-Hsiang Cheng", "Dong-Jung Lu", "Chien-Nan Jimmy Liu"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.46", "OA papers": [{"PaperId": "https://openalex.org/W2071396632", "PaperTitle": "Hybrid Approach to Faster Functional Verification with Full Visibility", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Central University, China": 3.0, "AU Optronics, Denmark": 1.0}, "Authors": ["Chin-Lung Chuang", "Wei-Hsiang Cheng", "C.T. Liu", "Dong-Jung Lu"]}]}, {"DBLP title": "Economic Aspects of Memory Built-in Self-Repair.", "DBLP authors": ["Rei-Fu Huang", "Chao-Hsun Chen", "Cheng-Wen Wu"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.41", "OA papers": [{"PaperId": "https://openalex.org/W1988399408", "PaperTitle": "Economic Aspects of Memory Built-in Self-Repair", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"MediaTek (Taiwan)": 0.5, "National Tsing Hua University": 2.5}, "Authors": ["Rei-Fu Huang", "Chen Chao-Hsun", "Wu Cheng-Wen"]}]}, {"DBLP title": "Roundtable: Envisioning the Future for Multiprocessor SoC.", "DBLP authors": ["Ahmed Amine Jerraya", "Olivier Franza", "Markus Levy", "Masao Nakaya", "Pierre G. Paulin", "Ulrich Ramacher", "Deepu Talla", "Wayne H. Wolf"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.56", "OA papers": [{"PaperId": "https://openalex.org/W2035698524", "PaperTitle": "Roundtable: Envisioning the Future for Multiprocessor SoC", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"CEA LETI": 1.0, "Intel (United States)": 1.0, "The Multicore Association and EEMBC#TAB#": 1.0, "Renesas Electronics (United States)": 1.0, "STMicroelectronics (Czechia)": 1.0, "Infineon Technologies (United Kingdom)": 1.0, "Texas Instruments (United States)": 1.0, "Princeton University": 1.0}, "Authors": ["Ahmed Amine Jerraya", "Olivier Franza", "Markus Levy", "Masao Nakaya", "Pierre Paulin", "Ulrich Ramacher", "Deepu Talla", "Wayne Wolf"]}]}, {"DBLP title": "FSA SiP Market and Patent Analysis Report.", "DBLP authors": [], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.44", "OA papers": [{"PaperId": "https://openalex.org/W1727858927", "PaperTitle": "FSA SiP Market and Patent Analysis Report", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Fsa SiP Subcommittee"]}]}, {"DBLP title": "On the cusp of a validation wall.", "DBLP authors": ["Priyadarsan Patra"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.54", "OA papers": [{"PaperId": "https://openalex.org/W2020584063", "PaperTitle": "On the cusp of a validation wall", "Year": 2007, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Philippe Patra"]}]}, {"DBLP title": "A Production IR-Drop Screen on a Chip.", "DBLP authors": ["Zahi S. Abuhamdeh", "Bob Hannagan", "Jeff Remmers", "Alfred L. Crouch"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.59", "OA papers": [{"PaperId": "https://openalex.org/W2111212652", "PaperTitle": "A Production IR-Drop Screen on a Chip", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Switch": 2.0, "Instituto de Novas Tecnologias": 1.0, "Plexus Design Solutions": 1.0}, "Authors": ["Z. Abuhamdeh", "Barry Thomas Hannagan", "A.L. Crouch", "John E. Remmers"]}]}, {"DBLP title": "Modeling Power Supply Noise in Delay Testing.", "DBLP authors": ["Jing Wang", "Duncan M. Hank Walker", "Xiang Lu", "Ananta K. Majhi", "Bram Kruseman", "Guido Gronthoud", "Luis Elvira Villagra", "Paul J. A. M. van de Wiel", "Stefan Eichenberger"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.76", "OA papers": [{"PaperId": "https://openalex.org/W2054718237", "PaperTitle": "Modeling Power Supply Noise in Delay Testing", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Texas A&M University": 2.0, "P.A. Semi": 1.0, "NXP (Germany)": 6.0}, "Authors": ["Jing Wang", "D. Walker", "Xiang Lu", "A. Majhi", "B. Kruseman", "G. Gronthoud", "Luis Elvira Villagra", "P.J.A. van de Wiel", "S. Eichenberger"]}]}, {"DBLP title": "Power Supply Noise in SoCs: Metrics, Management, and Measurement.", "DBLP authors": ["Karim Arabi", "Resve A. Saleh", "Xiongfei Meng"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.79", "OA papers": [{"PaperId": "https://openalex.org/W2160055399", "PaperTitle": "Power Supply Noise in SoCs: Metrics, Management, and Measurement", "Year": 2007, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"Sierra Engineering (United States)": 1.0, "University of British Columbia": 2.0}, "Authors": ["Karim Arabi", "Resve A. Saleh", "Meng Xiongfei"]}]}, {"DBLP title": "Power Grid Physics and Implications for CAD.", "DBLP authors": ["Sanjay Pant", "Eli Chiprout", "David T. Blaauw"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.78", "OA papers": [{"PaperId": "https://openalex.org/W2171122001", "PaperTitle": "Power Grid Physics and Implications for CAD", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Intel (Malaysia)": 1.0}, "Authors": ["Satish C. Pant", "David Blaauw", "Eli Chiprout"]}]}, {"DBLP title": "Analysis of Power Supply Noise in the Presence of Process Variations.", "DBLP authors": ["Praveen Ghanta", "Sarma B. K. Vrudhula"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.61", "OA papers": [{"PaperId": "https://openalex.org/W2022602319", "PaperTitle": "Analysis of Power Supply Noise in the Presence of Process Variations", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Praveen Ghanta", "Sarma Vrudhula"]}]}, {"DBLP title": "Scan-Based Tests with Low Switching Activity.", "DBLP authors": ["Santiago Remersaro", "Xijiang Lin", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.80", "OA papers": [{"PaperId": "https://openalex.org/W1986143702", "PaperTitle": "Scan-Based Tests with Low Switching Activity", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Iowa": 2.0, "Purdue University System": 1.0, "Mentor Technologies": 2.0}, "Authors": ["Santiago Remersaro", "Xijiang Lin", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski"]}]}, {"DBLP title": "Power Droop Testing.", "DBLP authors": ["Ilia Polian", "Alejandro Czutro", "Sandip Kundu", "Bernd Becker"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.77", "OA papers": [{"PaperId": "https://openalex.org/W2102355929", "PaperTitle": "Power Droop Testing", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Freiburg": 3.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Ilia Polian", "Alejandro Czutro", "S.S. Kundu", "Bernd Becker"]}]}, {"DBLP title": "An Overview of Nanoscale Devices and Circuits.", "DBLP authors": ["Jing Huang", "Mariam Momenzadeh", "Fabrizio Lombardi"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.121", "OA papers": [{"PaperId": "https://openalex.org/W1971605421", "PaperTitle": "An Overview of Nanoscale Devices and Circuits", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Oracle (United States)": 1.0, "Universidad del Noreste": 2.0}, "Authors": ["Jing Huang", "M. Momenzadeh", "Fabrizio Lombardi"]}]}, {"DBLP title": "Tracking Uncertainty with Probabilistic Logic Circuit Testing.", "DBLP authors": ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.146", "OA papers": [{"PaperId": "https://openalex.org/W2149400686", "PaperTitle": "Tracking Uncertainty with Probabilistic Logic Circuit Testing", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Smita Krishnaswamy", "Igor L. Markov", "John M. Hayes"]}]}, {"DBLP title": "Leakage Minimization Technique for Nanoscale CMOS VLSI.", "DBLP authors": ["Kyung Ki Kim", "Yong-Bin Kim", "Minsu Choi", "Nohpill Park"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MDT.2007.141", "OA papers": [{"PaperId": "https://openalex.org/W2025544757", "PaperTitle": "Leakage Minimization Technique for Nanoscale CMOS VLSI", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Northeastern University": 2.0, "Missouri University of Science and Technology": 1.0, "Oklahoma State University": 1.0}, "Authors": ["Kyung Hwan Kim", "Yong Jin Kim", "Minsu Choi", "N. H. Park"]}]}, {"DBLP title": "Practices in Mixed-Signal and RF IC Testing.", "DBLP authors": ["Salem Abdennadher", "Saghir A. Shaikh"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.143", "OA papers": [{"PaperId": "https://openalex.org/W2114265927", "PaperTitle": "Practices in Mixed-Signal and RF IC Testing", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Oregon State University": 1.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Salim Abdennadher", "Saijuddin Shaikh"]}]}, {"DBLP title": "Crosstalk- and SEU-Aware Networks on Chips.", "DBLP authors": ["Arthur Pereira Frantz", "Maico Cassel", "Fernanda Lima Kastensmidt", "\u00c9rika F. Cota", "Luigi Carro"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.128", "OA papers": [{"PaperId": "https://openalex.org/W1964444399", "PaperTitle": "Crosstalk- and SEU-Aware Networks on Chips", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Datacom Telecommun.": 1.0, "University of Rio Grande and Rio Grande Community College": 2.0, "Federal University of Rio Grande do Sul": 2.0}, "Authors": ["A.P. Frantz", "M. Cassel", "Fernanda Lima Kastensmidt", "Erika Cota", "Luigi Carro"]}]}, {"DBLP title": "ACID: Automatic Sort-Map Classification for Interactive Process Diagnosis.", "DBLP authors": ["Federico Di Palma", "Giuseppe De Nicolao", "Guido Miraglia", "Oliver M. Donzelli"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.119", "OA papers": [{"PaperId": "https://openalex.org/W2096156941", "PaperTitle": "ACID: Automatic Sort-Map Classification for Interactive Process Diagnosis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pavia": 2.0, "STMicroelectronics (Czechia)": 2.0}, "Authors": ["F. Di Palma", "G. De Nicolao", "Miraglia G", "O.M. Donzelli"]}]}, {"DBLP title": "Empirical Validation of Yield Recovery Using Idle-Cycle Insertion.", "DBLP authors": ["Donghwi Lee", "Erik H. Volkerink", "Intaik Park", "Jeff Rearick"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.131", "OA papers": [{"PaperId": "https://openalex.org/W1991073801", "PaperTitle": "Empirical Validation of Yield Recovery Using Idle-Cycle Insertion", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Stanford University": 2.0, "Verigy, Germany": 1.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Donghwi Lee", "E.H. Volkerink", "Inkyu Park", "James I. Rearick"]}]}, {"DBLP title": "Variation-Tolerant, Power-Safe Pattern Generation.", "DBLP authors": ["V. R. Devanathan", "C. P. Ravikumar", "V. Kamakoti"], "year": 2007, "doi": "http://doi.ieeecomputersociety.org/10.1109/MDT.2007.148", "OA papers": [{"PaperId": "https://openalex.org/W2006538575", "PaperTitle": "Variation-Tolerant, Power-Safe Pattern Generation", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas Instruments (United States)": 2.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["V. R. Devanathan", "C.P. Ravikumar", "V. Kamakoti"]}]}, {"DBLP title": "Raisin: Redundancy Analysis Algorithm Simulation.", "DBLP authors": ["Rei-Fu Huang", "Jin-Fu Li", "Jen-Chieh Yeh", "Cheng-Wen Wu"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.144", "OA papers": [{"PaperId": "https://openalex.org/W4234013965", "PaperTitle": "Raisin: Redundancy Analysis Algorithm Simulation", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"MediaTek (Taiwan)": 1.0, "Industrial Technology Research Institute": 1.0, "National Central University": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Rei-Fu Huang", "Jen-Chieh Yeh", "Jin-Fu Li", "Cheng-Wen Wu"]}]}, {"DBLP title": "A Survey and Taxonomy of GALS Design Styles.", "DBLP authors": ["Paul Teehan", "Mark R. Greenstreet", "Guy G. Lemieux"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.151", "OA papers": [{"PaperId": "https://openalex.org/W2037181413", "PaperTitle": "A Survey and Taxonomy of GALS Design Styles", "Year": 2007, "CitationCount": 158, "EstimatedCitation": 158, "Affiliations": {"University of British Columbia": 3.0}, "Authors": ["Paul Teehan", "Mark R. Greenstreet", "Guy Lemieux"]}]}, {"DBLP title": "Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook.", "DBLP authors": ["Milos Krstic", "Eckhard Grass", "Frank K. G\u00fcrkaynak", "Pascal Vivet"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.164", "OA papers": [{"PaperId": "https://openalex.org/W2152385473", "PaperTitle": "Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook", "Year": 2007, "CitationCount": 186, "EstimatedCitation": 186, "Affiliations": {"Innovations for High Performance Microelectronics": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "CEA LETI": 1.0}, "Authors": ["Miroslav Krstic", "Eckhard Grass", "Frank K. Gurkaynak", "Pascal Vivet"]}]}, {"DBLP title": "Adaptive Latency-Insensitive Protocols.", "DBLP authors": ["Mario R. Casu", "Luca Macchiarulo"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.152", "OA papers": [{"PaperId": "https://openalex.org/W2142990928", "PaperTitle": "Adaptive Latency-Insensitive Protocols", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Polytechnic University of Turin": 1.0, "University of Hawai, USA": 1.0}, "Authors": ["Mario R. Casu", "Luca Macchiarulo"]}]}, {"DBLP title": "A GALS Infrastructure for a Massively Parallel Multiprocessor.", "DBLP authors": ["Luis A. Plana", "Stephen B. Furber", "Steve Temple", "Muhammad Mukaram Khan", "Yebin Shi", "Jian Wu", "Shufan Yang"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.149", "OA papers": [{"PaperId": "https://openalex.org/W1972827198", "PaperTitle": "A GALS Infrastructure for a Massively Parallel Multiprocessor", "Year": 2007, "CitationCount": 116, "EstimatedCitation": 116, "Affiliations": {"University of Manchester": 7.0}, "Authors": ["Luis A. Plana", "Steve Furber", "Steve Temple", "M. Ijaz Khan", "Yebin Shi", "Jian Wu", "Shufan Yang"]}]}, {"DBLP title": "A Highly Scalable GALS Crossbar Using Token Ring Arbitration.", "DBLP authors": ["Tejpal Singh", "Alexander Taubin"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.150", "OA papers": [{"PaperId": "https://openalex.org/W1967214146", "PaperTitle": "A Highly Scalable GALS Crossbar Using Token Ring Arbitration", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (United States)": 0.5, "Hudson Institute": 0.5, "Boston University": 1.0}, "Authors": ["Trilok Singh", "Alexander Taubin"]}]}, {"DBLP title": "X-Tolerant Compactor with On-Chip Registration and Signature-Based Diagnosis.", "DBLP authors": ["Jerzy Tyszer", "Janusz Rajski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Mark Kassab", "Wu-Tung Cheng", "Manish Sharma", "Liyang Lai"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.177", "OA papers": [{"PaperId": "https://openalex.org/W2032361349", "PaperTitle": "X-Tolerant Compactor with On-Chip Registration and Signature-Based Diagnosis", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pozna\u0144 University of Technology": 1.0, "Siemens (Hungary)": 3.5, "Mentor": 3.5}, "Authors": ["Jerzy Tyszer", "Janusz Rajski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Mark Kassab", "Wu-Tung Cheng", "Manish Sharma", "Liyang Lai"]}]}, {"DBLP title": "Cell Broadband Engine Debugging for Unknown Events.", "DBLP authors": ["Mack W. Riley", "Mike Genden"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.157", "OA papers": [{"PaperId": "https://openalex.org/W2166930733", "PaperTitle": "Cell Broadband Engine Debugging for Unknown Events", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"IBM (United States)": 2.0}, "Authors": ["Michael W. Riley", "Michael J. Genden"]}]}, {"DBLP title": "The Psychology of Electronic Test.", "DBLP authors": ["Scott Davidson", "Helen Davidson"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.175", "OA papers": [{"PaperId": "https://openalex.org/W2071515325", "PaperTitle": "The Psychology of Electronic Test", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Oracle (United States)": 1.0, "Davidson College": 1.0}, "Authors": ["Sean M. Davidson", "H C Davidson"]}]}, {"DBLP title": "A Survey of Lightweight-Cryptography Implementations.", "DBLP authors": ["Thomas Eisenbarth", "Sandeep S. Kumar", "Christof Paar", "Axel Poschmann", "Leif Uhsadel"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.178", "OA papers": [{"PaperId": "https://openalex.org/W1987476244", "PaperTitle": "A Survey of Lightweight-Cryptography Implementations", "Year": 2007, "CitationCount": 380, "EstimatedCitation": 380, "Affiliations": {"Univ. Bochum, Bochum": 1.0, "Philips (Spain)": 1.0}, "Authors": ["Thomas Eisenbarth", "Sandeep Kumar"]}]}, {"DBLP title": "Power Analysis Attacks and Countermeasures.", "DBLP authors": ["Thomas Popp", "Stefan Mangard", "Elisabeth Oswald"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.200", "OA papers": [{"PaperId": "https://openalex.org/W2055876860", "PaperTitle": "Power Analysis Attacks and Countermeasures", "Year": 2007, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Graz University of Technology": 1.0, "University of Bristol": 1.0, "Infineon Technologies.": 1.0}, "Authors": ["Trevor Popp", "Eric Oswald", "Stefan Mangard"]}]}, {"DBLP title": "Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors.", "DBLP authors": ["Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Renaud Pacalet", "Yves Mathieu"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.202", "OA papers": [{"PaperId": "https://openalex.org/W1998540796", "PaperTitle": "Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"T\u00e9l\u00e9com Paris": 3.0, "Laboratoire de Recherche Scientifique": 0.5, "French National Centre for Scientific Research": 0.5, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Sylvain Guilley", "F. Flament", "Philippe Hoogvorst", "Renaud Pacalet", "Yves Mathieu"]}]}, {"DBLP title": "Security-Performance Trade-offs in Embedded Systems Using Flexible ECC Hardware.", "DBLP authors": ["Hamad Alrimeih", "Daler N. Rakhmatov"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.204", "OA papers": [{"PaperId": "https://openalex.org/W1992096905", "PaperTitle": "Security-Performance Trade-offs in Embedded Systems Using Flexible ECC Hardware", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Victoria": 2.0}, "Authors": ["Hamad Alrimeih", "Daler Rakhmatov"]}]}, {"DBLP title": "Aegis: A Single-Chip Secure Processor.", "DBLP authors": ["G. Edward Suh", "Charles W. O'Donnell", "Srinivas Devadas"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.179", "OA papers": [{"PaperId": "https://openalex.org/W2139291494", "PaperTitle": "Aegis: A Single-Chip Secure Processor", "Year": 2007, "CitationCount": 157, "EstimatedCitation": 157, "Affiliations": {"Cornell University": 1.0, "Massachusetts Institute of Technology": 2.0}, "Authors": ["G. Edward Suh", "Charles W. O'Donnell", "Srinivas Devadas"]}]}, {"DBLP title": "Implementing Embedded Security on Dual-Virtual-CPU Systems.", "DBLP authors": ["Peter Wilson", "Alexandre Frey", "Tom Mihm", "Danny Kershaw", "Tiago Alves"], "year": 2007, "doi": "https://doi.org/10.1109/MDT.2007.196", "OA papers": [{"PaperId": "https://openalex.org/W2014880891", "PaperTitle": "Implementing Embedded Security on Dual-Virtual-CPU Systems", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"ARM, Inc., France": 3.0, "Applied Logic Laboratory (Hungary)": 1.0, "Motorola (United States)": 1.0}, "Authors": ["P. Wilson", "A. Frey", "Tom Mihm", "D. Kershaw", "Tiago M. F. Alves"]}]}]