# SPI ãƒ•ãƒ©ãƒƒã‚·ãƒ¥ä¿è­·æ©Ÿæ§‹

<!-- Status: completed -->
<!-- Last Updated: 2025-10-05 -->

ğŸ¯ **ã“ã®ç« ã§å­¦ã¶ã“ã¨**
- SPI Flash ã®å½¹å‰²ã¨ãƒ–ãƒ¼ãƒˆãƒ—ãƒ­ã‚»ã‚¹ã«ãŠã‘ã‚‹é‡è¦æ€§
- ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ä¿è­·ã¨ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ä¿è­·ã®ä»•çµ„ã¿
- Flash Descriptor ã¨ BIOS Region ã®æ§‹é€ 
- Write Protection ã¨ Protected Range Registers
- Intel BIOS Guard / AMD PSP ã¨ã®çµ±åˆ
- Platform Reset Attack ã¨ãã®å¯¾ç­–
- SPI Flash ã®è¨­å®šã¨ãƒ‡ãƒãƒƒã‚°æ–¹æ³•
- æ”»æ’ƒã‚·ãƒŠãƒªã‚ªã¨é˜²å¾¡ç­–

ğŸ“š **å‰æçŸ¥è­˜**
- [Part IV Chapter 5: Intel Boot Guard ã®å½¹å‰²ã¨ä»•çµ„ã¿](./05-intel-boot-guard.md)
- [Part IV Chapter 6: AMD PSP ã®å½¹å‰²ã¨ä»•çµ„ã¿](./06-amd-psp.md)
- SPI ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã®åŸºç¤

---

## SPI Flash ã¨ã¯

### SPI Flash ã®å½¹å‰²

**SPI Flash** ã¯ã€BIOS/UEFI ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢ã‚’æ ¼ç´ã™ã‚‹ä¸æ®ç™ºæ€§ãƒ¡ãƒ¢ãƒªã§ã™ï¼š

1. **BIOS ã®ä¿å­˜**: UEFI ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢ã‚¤ãƒ¡ãƒ¼ã‚¸å…¨ä½“ã‚’æ ¼ç´
2. **è¨­å®šã®ä¿å­˜**: UEFI å¤‰æ•°ã€ãƒ–ãƒ¼ãƒˆè¨­å®š
3. **ç®¡ç†ãƒ‡ãƒ¼ã‚¿ã®ä¿å­˜**: Intel MEã€AMD PSP ã®ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢
4. **ãƒªã‚«ãƒãƒª**: BIOS ãƒªã‚«ãƒãƒªã‚¤ãƒ¡ãƒ¼ã‚¸

> **Note**: SPI Flash ã¯ã€ã‚·ã‚¹ãƒ†ãƒ ã®**Root of Trust**ã‚’æ ¼ç´ã™ã‚‹æœ€ã‚‚é‡è¦ãªã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆã®1ã¤ã§ã™ã€‚ãã®ä¿è­·ãŒä¸ååˆ†ã ã¨ã€ã™ã¹ã¦ã®ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£æ©Ÿæ§‹ãŒç„¡åŠ¹åŒ–ã•ã‚Œã¾ã™ã€‚

### SPI Flash ã®ç‰©ç†æ¥ç¶š

```mermaid
graph LR
    CPU[CPU/PCH] <-->|SPI Bus| FLASH[SPI Flash Chip]

    subgraph SPI Interface
        CLK[CLK: Clock]
        MOSI[MOSI: Master Out Slave In]
        MISO[MISO: Master In Slave Out]
        CS[CS#: Chip Select]
        WP[WP#: Write Protect]
        HOLD[HOLD#: Hold]
    end

    CPU -.6æœ¬ã®ä¿¡å·ç·š.-> SPI Interface
    SPI Interface -.-> FLASH

    style FLASH fill:#ff6b6b
    style CPU fill:#48dbfb
```

**SPI ä¿¡å·ç·š**ï¼š
- **CLK**: ã‚¯ãƒ­ãƒƒã‚¯ä¿¡å·ï¼ˆé€šå¸¸ 16-50 MHzï¼‰
- **MOSI**: ãƒ‡ãƒ¼ã‚¿é€ä¿¡ï¼ˆCPU â†’ Flashï¼‰
- **MISO**: ãƒ‡ãƒ¼ã‚¿å—ä¿¡ï¼ˆFlash â†’ CPUï¼‰
- **CS#**: ãƒãƒƒãƒ—é¸æŠï¼ˆã‚¢ã‚¯ãƒ†ã‚£ãƒ– Lowï¼‰
- **WP#**: ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢æ›¸ãè¾¼ã¿ä¿è­·ï¼ˆã‚¢ã‚¯ãƒ†ã‚£ãƒ– Lowï¼‰
- **HOLD#**: ãƒ‡ãƒ¼ã‚¿è»¢é€ã®ä¸€æ™‚åœæ­¢

### SPI Flash ã®å®¹é‡ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ

```
+---------------------------+ 0x0000000
| Flash Descriptor          | 4 KB
| - Flash Map               |
| - Component Section       |
| - Region Section          |
| - Master Section          |
+---------------------------+ 0x0001000
| Intel ME / AMD PSP        | 1-7 MB
| - ME/PSP Firmware         |
| - Configuration           |
+---------------------------+ 0x0800000
| GbE (Gigabit Ethernet)    | 8 KB (Optional)
+---------------------------+ 0x0802000
| Platform Data             | Variable
+---------------------------+ 0x0C00000
| BIOS Region               | 4-8 MB
| - SEC (Reset Vector)      |
| - PEI Core                |
| - DXE Core                |
| - UEFI Variables          |
| - Boot Guard (ACM/KM/BPM) |
+---------------------------+ 0x1000000 (16 MB Flash ã®å ´åˆ)
```

---

## Flash Descriptor

### Flash Descriptor ã®å½¹å‰²

**Flash Descriptor** ã¯ã€SPI Flash ã®å…ˆé ­ 4KB ã«é…ç½®ã•ã‚Œã‚‹**åˆ¶å¾¡ãƒ‡ãƒ¼ã‚¿**ã§ã™ï¼š

1. **ãƒªãƒ¼ã‚¸ãƒ§ãƒ³ã®å®šç¾©**: Flash å†…ã®å„é ˜åŸŸã®ä½ç½®ã¨ã‚µã‚¤ã‚º
2. **ã‚¢ã‚¯ã‚»ã‚¹æ¨©é™ã®è¨­å®š**: å„ãƒã‚¹ã‚¿ãƒ¼ãŒã‚¢ã‚¯ã‚»ã‚¹å¯èƒ½ãªé ˜åŸŸ
3. **ã‚¹ãƒˆãƒ©ãƒƒãƒ—è¨­å®š**: CPU/PCH ã®åˆæœŸè¨­å®š

### Flash Descriptor ã®æ§‹é€ 

```c
typedef struct {
  // Signature: 0x0FF0A55A
  UINT32  Signature;
  UINT32  FlashParameters;
  UINT32  ComponentSection[3];
  UINT32  RegionSection[5];
  UINT32  MasterSection[3];
  UINT32  IchStrapSection[18];
  UINT32  MchStrapSection[8];
  // ...
} FLASH_DESCRIPTOR;
```

### Region Sectionï¼ˆé ˜åŸŸå®šç¾©ï¼‰

5ã¤ã®ãƒªãƒ¼ã‚¸ãƒ§ãƒ³ãŒå®šç¾©ã•ã‚Œã¾ã™ï¼š

```c
typedef struct {
  UINT16  Base;    // 4KB å˜ä½ã®ã‚ªãƒ•ã‚»ãƒƒãƒˆ
  UINT16  Limit;   // 4KB å˜ä½ã®ãƒªãƒŸãƒƒãƒˆ
} FLASH_REGION;

typedef struct {
  FLASH_REGION  FlashDescriptor;  // 0: Flash Descriptor
  FLASH_REGION  BiosRegion;       // 1: BIOS
  FLASH_REGION  MeRegion;         // 2: Intel ME / AMD PSP
  FLASH_REGION  GbeRegion;        // 3: Gigabit Ethernet
  FLASH_REGION  PlatformData;     // 4: Platform Data
} FLASH_REGIONS;
```

### Master Sectionï¼ˆã‚¢ã‚¯ã‚»ã‚¹æ¨©é™ï¼‰

å„ãƒã‚¹ã‚¿ãƒ¼ï¼ˆCPU, ME/PSP, GbEï¼‰ã®ã‚¢ã‚¯ã‚»ã‚¹æ¨©é™ã‚’å®šç¾©ï¼š

```c
typedef struct {
  UINT8  ReadAccess;   // èª­ã¿å–ã‚Šå¯èƒ½ãªãƒªãƒ¼ã‚¸ãƒ§ãƒ³ï¼ˆãƒ“ãƒƒãƒˆãƒãƒƒãƒ—ï¼‰
  UINT8  WriteAccess;  // æ›¸ãè¾¼ã¿å¯èƒ½ãªãƒªãƒ¼ã‚¸ãƒ§ãƒ³ï¼ˆãƒ“ãƒƒãƒˆãƒãƒƒãƒ—ï¼‰
} FLASH_MASTER_ACCESS;

typedef struct {
  FLASH_MASTER_ACCESS  BiosAccess;  // CPU (BIOS)
  FLASH_MASTER_ACCESS  MeAccess;    // Intel ME / AMD PSP
  FLASH_MASTER_ACCESS  GbeAccess;   // GbE Controller
} FLASH_MASTER_PERMISSIONS;
```

**ä¾‹**ï¼š
```
BIOS (CPU):
  Read:  11111b (ã™ã¹ã¦ã®ãƒªãƒ¼ã‚¸ãƒ§ãƒ³)
  Write: 11000b (BIOS, Platform Data ã®ã¿)

ME/PSP:
  Read:  00110b (ME, GbE)
  Write: 00110b (ME, GbE ã®ã¿)
```

### Flash Descriptor ã®èª­ã¿å–ã‚Š

```bash
# flashrom ã§ Flash Descriptor ã‚’èª­ã¿å–ã‚Š
sudo flashrom -p internal -r flash.bin

# Intel Flash Image Tool (FIT) ã§è§£æ
# ã¾ãŸã¯ã€fptw64 (Flash Programming Tool)
fptw64 -d flash.bin

# å‡ºåŠ›ä¾‹:
# Flash Descriptor
#   Region 0 (Descriptor): 0x00000000 - 0x00000FFF
#   Region 1 (BIOS):       0x00C00000 - 0x00FFFFFF
#   Region 2 (ME):         0x00001000 - 0x007FFFFF
#   Region 3 (GbE):        0x00800000 - 0x00801FFF
#   Region 4 (Platform):   0x00802000 - 0x00BFFFFF
#
# Master Access:
#   BIOS: Read=0x1F, Write=0x18
#   ME:   Read=0x06, Write=0x06
```

---

## SPI Flash ä¿è­·æ©Ÿæ§‹

### 1. ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ä¿è­·ï¼ˆWrite Protectionï¼‰

#### BIOS Control Registerï¼ˆBCï¼‰

```c
// PCH ã® LPC/eSPI ã‚³ãƒ³ãƒ•ã‚£ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ç©ºé–“
// ã‚ªãƒ•ã‚»ãƒƒãƒˆ 0xDC
typedef union {
  struct {
    UINT8  BiosWriteEnable    : 1;  // ãƒ“ãƒƒãƒˆ 0: BIOS æ›¸ãè¾¼ã¿è¨±å¯
    UINT8  BiosLockEnable     : 1;  // ãƒ“ãƒƒãƒˆ 1: BIOS ãƒ­ãƒƒã‚¯
    UINT8  Reserved           : 2;
    UINT8  TopSwapStatus      : 1;  // ãƒ“ãƒƒãƒˆ 4: Top Swap
    UINT8  SmmBiosWriteProtect: 1;  // ãƒ“ãƒƒãƒˆ 5: SMM BIOS æ›¸ãè¾¼ã¿ä¿è­·
    UINT8  Reserved2          : 2;
  } Bits;
  UINT8  Uint8;
} BIOS_CONTROL;
```

**é‡è¦ãªãƒ“ãƒƒãƒˆ**ï¼š
- **BIOSWEï¼ˆBit 0ï¼‰**: BIOS æ›¸ãè¾¼ã¿è¨±å¯
  - 0: æ›¸ãè¾¼ã¿ç¦æ­¢
  - 1: æ›¸ãè¾¼ã¿è¨±å¯
- **BLEï¼ˆBit 1ï¼‰**: BIOS ãƒ­ãƒƒã‚¯
  - 1: BIOSWE ã®å¤‰æ›´ã‚’ç¦æ­¢ï¼ˆãƒ­ãƒƒã‚¯ï¼‰
- **SMM_BWPï¼ˆBit 5ï¼‰**: SMM BIOS æ›¸ãè¾¼ã¿ä¿è­·
  - 1: BIOSWE=1 ã§ã‚‚ SMM å¤–ã‹ã‚‰ã®æ›¸ãè¾¼ã¿ã‚’ç¦æ­¢

**è¨­å®šä¾‹**ï¼š
```c
// UEFI DXE Phase ã§ BIOS ã‚’ä¿è­·
VOID
ProtectBiosRegion (
  VOID
  )
{
  BIOS_CONTROL  Bc;

  // 1. BIOS Control ãƒ¬ã‚¸ã‚¹ã‚¿ã‚’èª­ã¿å–ã‚Š
  Bc.Uint8 = MmioRead8 (PCH_LPC_BASE + 0xDC);

  // 2. BIOS æ›¸ãè¾¼ã¿ã‚’ç¦æ­¢
  Bc.Bits.BiosWriteEnable = 0;

  // 3. SMM BIOS æ›¸ãè¾¼ã¿ä¿è­·ã‚’æœ‰åŠ¹åŒ–
  Bc.Bits.SmmBiosWriteProtect = 1;

  // 4. BIOS ãƒ­ãƒƒã‚¯ã‚’æœ‰åŠ¹åŒ–
  Bc.Bits.BiosLockEnable = 1;

  // 5. ãƒ¬ã‚¸ã‚¹ã‚¿ã«æ›¸ãæˆ»ã—
  MmioWrite8 (PCH_LPC_BASE + 0xDC, Bc.Uint8);

  // ã“ã‚Œä»¥é™ã€BIOSWE ã®å¤‰æ›´ã¯ä¸å¯ï¼ˆãƒªã‚»ãƒƒãƒˆã¾ã§ï¼‰
}
```

#### Protected Range Registersï¼ˆPR0-PR4ï¼‰

```c
// æœ€å¤§ 5 ã¤ã®ä¿è­·ç¯„å›²ã‚’è¨­å®šå¯èƒ½
// PCH SPIBAR + 0x84-0x90
typedef union {
  struct {
    UINT32  ProtectedRangeBase  : 13;  // ä¿è­·ç¯„å›²ã®é–‹å§‹ï¼ˆ4KB å˜ä½ï¼‰
    UINT32  Reserved            : 2;
    UINT32  ReadProtectionEnable: 1;   // èª­ã¿å–ã‚Šä¿è­·
    UINT32  ProtectedRangeLimit : 13;  // ä¿è­·ç¯„å›²ã®çµ‚äº†ï¼ˆ4KB å˜ä½ï¼‰
    UINT32  Reserved2           : 2;
    UINT32  WriteProtectionEnable:1;   // æ›¸ãè¾¼ã¿ä¿è­·
  } Bits;
  UINT32  Uint32;
} PROTECTED_RANGE;
```

**è¨­å®šä¾‹**ï¼š
```c
VOID
SetProtectedRange (
  IN UINT32  RangeIndex,
  IN UINT32  BaseAddress,
  IN UINT32  LimitAddress
  )
{
  PROTECTED_RANGE  Pr;
  UINT32           SpiBar;

  // 1. SPI BAR ã‚’å–å¾—
  SpiBar = MmioRead32 (PCH_SPI_BASE + 0x10) & ~0xFFF;

  // 2. Protected Range ã‚’è¨­å®š
  Pr.Bits.ProtectedRangeBase = BaseAddress >> 12;   // 4KB å˜ä½
  Pr.Bits.ProtectedRangeLimit = LimitAddress >> 12;
  Pr.Bits.ReadProtectionEnable = 0;   // èª­ã¿å–ã‚Šã¯è¨±å¯
  Pr.Bits.WriteProtectionEnable = 1;  // æ›¸ãè¾¼ã¿ã¯ç¦æ­¢

  // 3. PR ãƒ¬ã‚¸ã‚¹ã‚¿ã«æ›¸ãè¾¼ã¿
  MmioWrite32 (SpiBar + 0x84 + (RangeIndex * 4), Pr.Uint32);
}

// ä½¿ç”¨ä¾‹: BIOS Region å…¨ä½“ã‚’ä¿è­·
SetProtectedRange (
  0,                    // PR0
  0x00C00000,           // BIOS Base
  0x00FFFFFF            // BIOS Limit
);
```

### 2. ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ä¿è­·

#### WP# ãƒ”ãƒ³ï¼ˆWrite Protect Pinï¼‰

**ä»•çµ„ã¿**ï¼š
- SPI Flash ãƒãƒƒãƒ—ã® **WP#** ãƒ”ãƒ³ã‚’ **Low** ã«ã™ã‚‹ã¨ã€ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿ã®æ›¸ãè¾¼ã¿ã‚’ç¦æ­¢
- ãƒã‚¶ãƒ¼ãƒœãƒ¼ãƒ‰ä¸Šã®ã‚¸ãƒ£ãƒ³ãƒ‘ã‚„ãƒ¬ã‚¸ã‚¹ã‚¿ã§åˆ¶å¾¡

```c
// Status Registerï¼ˆFlash Chip å†…éƒ¨ï¼‰
typedef union {
  struct {
    UINT8  WriteInProgress    : 1;  // ãƒ“ãƒƒãƒˆ 0: æ›¸ãè¾¼ã¿ä¸­
    UINT8  WriteEnableLatch   : 1;  // ãƒ“ãƒƒãƒˆ 1: æ›¸ãè¾¼ã¿è¨±å¯ãƒ©ãƒƒãƒ
    UINT8  BlockProtect       : 4;  // ãƒ“ãƒƒãƒˆ 2-5: ãƒ–ãƒ­ãƒƒã‚¯ä¿è­·
    UINT8  Reserved           : 1;
    UINT8  StatusRegProtect   : 1;  // ãƒ“ãƒƒãƒˆ 7: ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿ä¿è­·
  } Bits;
  UINT8  Uint8;
} SPI_STATUS_REGISTER;

// WP# = Low ã®å ´åˆã€ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿ã®æ›¸ãè¾¼ã¿ãŒç¦æ­¢ã•ã‚Œã‚‹
// â†’ BlockProtect ãƒ“ãƒƒãƒˆãŒå¤‰æ›´ä¸å¯
// â†’ ä¿è­·ç¯„å›²ãŒå›ºå®šã•ã‚Œã‚‹
```

#### Block Protectionï¼ˆBP ãƒ“ãƒƒãƒˆï¼‰

SPI Flash ãƒãƒƒãƒ—å†…éƒ¨ã®ä¿è­·ãƒ“ãƒƒãƒˆï¼š

| BP2 | BP1 | BP0 | ä¿è­·ç¯„å›²ï¼ˆ16MB Flash ã®å ´åˆï¼‰ |
|-----|-----|-----|---------------------------|
| 0   | 0   | 0   | ä¿è­·ãªã— |
| 0   | 0   | 1   | ä¸Šä½ 8MBï¼ˆ0x800000 - 0xFFFFFFï¼‰ |
| 0   | 1   | 0   | ä¸Šä½ 12MBï¼ˆ0x400000 - 0xFFFFFFï¼‰ |
| 0   | 1   | 1   | ä¸Šä½ 14MBï¼ˆ0x200000 - 0xFFFFFFï¼‰ |
| 1   | 0   | 0   | ä¸Šä½ 15MBï¼ˆ0x100000 - 0xFFFFFFï¼‰ |
| 1   | 0   | 1   | ã™ã¹ã¦ï¼ˆ0x000000 - 0xFFFFFFï¼‰ |

**è¨­å®šæ–¹æ³•**ï¼š
```python
#!/usr/bin/env python3
import flashrom

# flashrom ãƒ©ã‚¤ãƒ–ãƒ©ãƒªã‚’ä½¿ç”¨
flash = flashrom.open("internal")

# Status Register ã‚’èª­ã¿å–ã‚Š
status = flash.read_status()
print(f"Current Status: 0x{status:02X}")

# Block Protect ã‚’è¨­å®šï¼ˆä¸Šä½ 8MB ã‚’ä¿è­·ï¼‰
# BP2=0, BP1=0, BP0=1
new_status = (status & ~0x1C) | 0x04
flash.write_status(new_status)

# WP# ãƒ”ãƒ³ã‚’ Low ã«ã—ã¦ä¿è­·ã‚’å›ºå®š
# ï¼ˆãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢è¨­å®šãŒå¿…è¦ï¼‰
```

### 3. Intel BIOS Guard ã¨ã®çµ±åˆ

**BIOS Guard** ã¯ã€SMM ã§ã®ã¿ BIOS æ›´æ–°ã‚’è¨±å¯ã™ã‚‹ä»•çµ„ã¿ã§ã™ï¼š

```c
/**
  BIOS Guard ã«ã‚ˆã‚‹ä¿è­·ä»˜ã Flash æ›´æ–°

  @param[in] Address   æ›´æ–°ã™ã‚‹ã‚¢ãƒ‰ãƒ¬ã‚¹
  @param[in] Data      æ›´æ–°ãƒ‡ãƒ¼ã‚¿
  @param[in] Size      ã‚µã‚¤ã‚º

  @retval EFI_SUCCESS  æˆåŠŸ
**/
EFI_STATUS
BiosGuardFlashUpdate (
  IN UINT32  Address,
  IN UINT8   *Data,
  IN UINT32  Size
  )
{
  // 1. SMM ã‹ã©ã†ã‹ãƒã‚§ãƒƒã‚¯
  if (!InSmm ()) {
    return EFI_ACCESS_DENIED;  // SMM å¤–ã‹ã‚‰ã¯ä¸å¯
  }

  // 2. BIOS Guard ãŒæœ‰åŠ¹ã‹ãƒã‚§ãƒƒã‚¯
  if (!IsBiosGuardEnabled ()) {
    return EFI_UNSUPPORTED;
  }

  // 3. BIOS Guard ã‚¹ã‚¯ãƒªãƒ—ãƒˆã‚’å®Ÿè¡Œ
  // BIOS Guard ã¯å°‚ç”¨ã®ãƒã‚¤ã‚¯ãƒ­ã‚³ãƒ¼ãƒ‰ã§ Flash ã‚’æ›´æ–°
  ExecuteBiosGuardScript (Address, Data, Size);

  return EFI_SUCCESS;
}
```

**åˆ©ç‚¹**ï¼š
- OS ã‚„ãƒ‰ãƒ©ã‚¤ãƒã‹ã‚‰ç›´æ¥ Flash ã‚’æ›¸ãæ›ãˆã‚‰ã‚Œãªã„
- BIOS æ›´æ–°ã¯ SMM ã‚’çµŒç”±ã™ã‚‹å¿…è¦ãŒã‚ã‚‹
- ç½²åæ¤œè¨¼ã¨çµ„ã¿åˆã‚ã›ã¦ä½¿ç”¨

---

## Platform Reset Attack

### Platform Reset Attack ã¨ã¯

**æ”»æ’ƒæ‰‹æ³•**ï¼š
1. BIOS ãŒèµ·å‹•ã—ã¦ä¿è­·ã‚’è¨­å®š
2. **æ”»æ’ƒè€…ãŒç¬æ™‚ã«ãƒªã‚»ãƒƒãƒˆ**ï¼ˆé›»æºãƒœã‚¿ãƒ³ã€ãƒ‡ãƒãƒƒã‚¬ï¼‰
3. ä¿è­·è¨­å®šãŒæœ‰åŠ¹ã«ãªã‚‹å‰ã« Flash ã‚’æ›¸ãæ›ãˆ

```mermaid
sequenceDiagram
    participant PWR as Power
    participant CPU as CPU
    participant BIOS as BIOS
    participant FLASH as SPI Flash

    PWR->>CPU: é›»æº ON
    CPU->>BIOS: ãƒªã‚»ãƒƒãƒˆãƒ™ã‚¯ã‚¿å®Ÿè¡Œ
    BIOS->>BIOS: Flash ä¿è­·è¨­å®š<br/>ï¼ˆBIOSWE=0, BLE=1ï¼‰
    Note over BIOS,FLASH: ä¿è­·è¨­å®šã¾ã§ã®<br/>çŸ­ã„æ™‚é–“ãŒè„†å¼±

    PWR->>CPU: ãƒªã‚»ãƒƒãƒˆï¼ˆæ”»æ’ƒè€…ï¼‰
    CPU->>BIOS: å†èµ·å‹•
    Note over BIOS,FLASH: ä¿è­·ãŒæœªè¨­å®š<br/>Flash æ›¸ãæ›ãˆå¯èƒ½

    BIOS->>BIOS: Flash ä¿è­·è¨­å®š<br/>ï¼ˆå†åº¦ï¼‰
```

### å¯¾ç­–1: Early Boot Guard

**ä»•çµ„ã¿**ï¼š
- **CPU ã® Microcode** ãŒèµ·å‹•ç›´å¾Œã« Flash ã‚’ä¿è­·
- BIOS ãŒå®Ÿè¡Œã•ã‚Œã‚‹å‰ã«ä¿è­·ã‚’æœ‰åŠ¹åŒ–

```c
// Microcode å†…ï¼ˆæ“¬ä¼¼ã‚³ãƒ¼ãƒ‰ï¼‰
VOID
EarlyBootGuard (
  VOID
  )
{
  // 1. OTP Fuse ã‹ã‚‰è¨­å®šã‚’èª­ã¿è¾¼ã¿
  if (OtpFuse.EnableEarlyFlashProtection) {
    // 2. BIOS Control ãƒ¬ã‚¸ã‚¹ã‚¿ã‚’è¨­å®š
    SetBiosControl (BIOSWE=0, BLE=1, SMM_BWP=1);

    // 3. Protected Range ã‚’è¨­å®š
    SetProtectedRange (0, BIOS_BASE, BIOS_LIMIT);
  }

  // 4. BIOS ã‚’æ¤œè¨¼ï¼ˆBoot Guardï¼‰
  VerifyBios ();

  // 5. BIOS ã‚’å®Ÿè¡Œ
  JumpToBios ();
}
```

### å¯¾ç­–2: Flash Descriptor Lock

**Flash Descriptor ã®ãƒ­ãƒƒã‚¯**ï¼š
```c
// Flash Descriptor ã® FLOCKDN ãƒ“ãƒƒãƒˆã‚’è¨­å®š
// PCH SPIBAR + 0x04 (HSFS: Hardware Sequencing Flash Status)
typedef union {
  struct {
    UINT16  FlashCycleError      : 1;
    UINT16  FlashCycleDone       : 1;
    UINT16  Reserved             : 3;
    UINT16  FlashDescriptorLockDown:1;  // ãƒ“ãƒƒãƒˆ 15
    // ...
  } Bits;
  UINT16  Uint16;
} HARDWARE_SEQUENCING_FLASH_STATUS;

VOID
LockFlashDescriptor (
  VOID
  )
{
  UINT32  SpiBar;
  UINT16  Hsfs;

  SpiBar = MmioRead32 (PCH_SPI_BASE + 0x10) & ~0xFFF;
  Hsfs = MmioRead16 (SpiBar + 0x04);

  // FLOCKDN ãƒ“ãƒƒãƒˆã‚’è¨­å®š
  Hsfs |= BIT15;
  MmioWrite16 (SpiBar + 0x04, Hsfs);

  // ã“ã‚Œä»¥é™ã€Flash Descriptor ã®å¤‰æ›´ã¯ä¸å¯ï¼ˆãƒªã‚»ãƒƒãƒˆã¾ã§ï¼‰
}
```

### å¯¾ç­–3: Top Swap

**ä»•çµ„ã¿**ï¼š
- Flash ã®ä¸Šä½ã¨ä¸‹ä½ã‚’**ã‚¹ãƒ¯ãƒƒãƒ—**
- ãƒªã‚«ãƒãƒªç”¨ã® BIOS ã‚’å¸¸ã«ä¿è­·

```
é€šå¸¸ãƒ¢ãƒ¼ãƒ‰:
+---------------------------+
| Main BIOS (ä¸Šä½)          | â† ã‚¢ã‚¯ãƒ†ã‚£ãƒ–
+---------------------------+
| Recovery BIOS (ä¸‹ä½)      |
+---------------------------+

Top Swap ãƒ¢ãƒ¼ãƒ‰:
+---------------------------+
| Main BIOS (ä¸Šä½)          |
+---------------------------+
| Recovery BIOS (ä¸‹ä½)      | â† ã‚¢ã‚¯ãƒ†ã‚£ãƒ–
+---------------------------+
```

**è¨­å®š**ï¼š
```c
VOID
EnableTopSwap (
  VOID
  )
{
  BIOS_CONTROL  Bc;

  Bc.Uint8 = MmioRead8 (PCH_LPC_BASE + 0xDC);
  Bc.Bits.TopSwapStatus = 1;  // Top Swap æœ‰åŠ¹
  MmioWrite8 (PCH_LPC_BASE + 0xDC, Bc.Uint8);

  // æ¬¡å›èµ·å‹•æ™‚ã€Recovery BIOS ã‹ã‚‰èµ·å‹•
}
```

---

## SPI Flash ã®ãƒ‡ãƒãƒƒã‚°ã¨ãƒ„ãƒ¼ãƒ«

### flashrom ã‚’ä½¿ã£ãŸ Flash æ“ä½œ

```bash
# 1. Flash å…¨ä½“ã‚’ãƒ€ãƒ³ãƒ—
sudo flashrom -p internal -r flash_backup.bin

# 2. Flash ã®æƒ…å ±ã‚’è¡¨ç¤º
sudo flashrom -p internal

# å‡ºåŠ›ä¾‹:
# Found chipset "Intel C620 series chipset (QS/PRQ SKU)"
# Enabling flash write... OK.
# Found Winbond flash chip "W25Q128.V" (16384 kB, SPI) on ich_spi.

# 3. BIOS Region ã®ã¿ã‚’ãƒ€ãƒ³ãƒ—
sudo flashrom -p internal -r bios_region.bin --ifd -i bios

# 4. BIOS Region ã«æ›¸ãè¾¼ã¿
sudo flashrom -p internal -w new_bios.bin --ifd -i bios

# 5. ä¿è­·çŠ¶æ…‹ã‚’ç¢ºèª
sudo flashrom -p internal --wp-status

# å‡ºåŠ›ä¾‹:
# WP: status: 0x80
# WP: status.srp0: 1
# WP: write protect is enabled.
# WP: write protect range: start=0x00c00000, len=0x00400000
```

### chipsec ã‚’ä½¿ã£ãŸã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£ãƒã‚§ãƒƒã‚¯

```bash
# 1. chipsec ã‚’ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«
sudo pip3 install chipsec

# 2. BIOS æ›¸ãè¾¼ã¿ä¿è­·ã‚’ãƒã‚§ãƒƒã‚¯
sudo chipsec_main -m common.bios_wp

# å‡ºåŠ›ä¾‹:
# [*] running module: chipsec.modules.common.bios_wp
# [*] Module path: /usr/local/lib/python3.8/dist-packages/chipsec/modules/common/bios_wp.py
#
# [*] BIOS Region Write Protection
# [*] BC = 0x02 << BIOS Control (b:d.f 00:31.5 + 0xDC)
#     [00] BIOSWE           = 0 << BIOS Write Enable
#     [01] BLE              = 1 << BIOS Lock Enable
#     [05] SMM_BWP          = 0 << SMM BIOS Write Protection
# [!] BIOS region write protection is enabled (writes restricted to SMM)
# [+] PASSED: BIOS is write protected

# 3. SPI Flash ä¿è­·ã‚’ãƒã‚§ãƒƒã‚¯
sudo chipsec_main -m common.spi_lock

# 4. Flash Descriptor ã®ãƒ­ãƒƒã‚¯çŠ¶æ…‹ã‚’ãƒã‚§ãƒƒã‚¯
sudo chipsec_main -m common.spi_desc

# 5. ã™ã¹ã¦ã®ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£ãƒã‚§ãƒƒã‚¯ã‚’å®Ÿè¡Œ
sudo chipsec_main
```

### UEFITool ã§ Flash ã‚¤ãƒ¡ãƒ¼ã‚¸ã‚’è§£æ

```bash
# 1. UEFITool ã‚’ãƒ€ã‚¦ãƒ³ãƒ­ãƒ¼ãƒ‰
wget https://github.com/LongSoft/UEFITool/releases/download/A59/UEFITool_NE_A59_linux_x86_64.zip
unzip UEFITool_NE_A59_linux_x86_64.zip

# 2. Flash ã‚¤ãƒ¡ãƒ¼ã‚¸ã‚’é–‹ã
./UEFITool flash_backup.bin

# GUI ã§ç¢ºèªã§ãã‚‹å†…å®¹:
# - Flash Descriptor
# - ME/PSP Region
# - BIOS Region
#   - Volumes
#   - Files (DXE, PEI)
#   - Sections

# 3. ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ã§æ¤œç´¢
./UEFIExtract flash_backup.bin dump/
ls dump/
```

---

## æ”»æ’ƒã‚·ãƒŠãƒªã‚ªã¨é˜²å¾¡

### 1. å¤–éƒ¨ãƒ—ãƒ­ã‚°ãƒ©ãƒã«ã‚ˆã‚‹ Flash æ›¸ãæ›ãˆ

**æ”»æ’ƒæ‰‹æ³•**ï¼š
- SPI Flash ãƒãƒƒãƒ—ã‚’ **ç‰©ç†çš„ã«å–ã‚Šå¤–ã—**
- å¤–éƒ¨ãƒ—ãƒ­ã‚°ãƒ©ãƒã§æ›¸ãæ›ãˆ
- å†åº¦å®Ÿè£…

**å¯¾ç­–**ï¼š
- **ã‚¨ãƒã‚­ã‚·æ¨¹è„‚**: ãƒãƒƒãƒ—ã‚’å›ºå®š
- **ã‚±ãƒ¼ã‚¹ãƒ­ãƒƒã‚¯**: ãƒã‚¶ãƒ¼ãƒœãƒ¼ãƒ‰ã¸ã®ã‚¢ã‚¯ã‚»ã‚¹åˆ¶é™
- **Tamper Detection**: é–‹å°æ¤œçŸ¥ã‚·ãƒ¼ãƒ«

### 2. ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ã‹ã‚‰ã® Flash æ›¸ãæ›ãˆ

**æ”»æ’ƒæ‰‹æ³•**ï¼š
- OS æ¨©é™ã‚’å–å¾—
- flashrom ãªã©ã®ãƒ„ãƒ¼ãƒ«ã§ Flash ã‚’æ›¸ãæ›ãˆ

**å¯¾ç­–**ï¼š
- **BIOSWE=0, BLE=1**: BIOS æ›¸ãè¾¼ã¿ã‚’ç¦æ­¢
- **SMM_BWP=1**: SMM å¤–ã‹ã‚‰ã®æ›¸ãè¾¼ã¿ã‚’ç¦æ­¢
- **Protected Range**: é‡è¦é ˜åŸŸã‚’ä¿è­·

### 3. DMA æ”»æ’ƒã«ã‚ˆã‚‹ Flash æ›¸ãæ›ãˆ

**æ”»æ’ƒæ‰‹æ³•**ï¼š
- Thunderbolt ã‚„ PCIe çµŒç”±ã§ DMA
- ãƒ¡ãƒ¢ãƒªä¸Šã® SPI ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©ãƒ¬ã‚¸ã‚¹ã‚¿ã‚’æ›¸ãæ›ãˆ

**å¯¾ç­–**ï¼š
- **IOMMUï¼ˆVT-d/AMD-Viï¼‰**: DMA ã‚’ä»®æƒ³åŒ–
- **Kernel DMA Protection**: Windows/Linux ã®æ©Ÿèƒ½

---

## ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°

### Q1: flashrom ã§æ›¸ãè¾¼ã¿ãŒã§ããªã„

**åŸå› **ï¼š
- BIOS æ›¸ãè¾¼ã¿ä¿è­·ãŒæœ‰åŠ¹

**ç¢ºèªæ–¹æ³•**ï¼š

```bash
# BIOS Control ãƒ¬ã‚¸ã‚¹ã‚¿ã‚’ç¢ºèª
sudo setpci -s 00:1f.0 dc.b

# å‡ºåŠ›ä¾‹: 02
# ãƒ“ãƒƒãƒˆ 0 (BIOSWE) = 0: æ›¸ãè¾¼ã¿ç¦æ­¢
# ãƒ“ãƒƒãƒˆ 1 (BLE)    = 1: ãƒ­ãƒƒã‚¯æœ‰åŠ¹
```

**è§£æ±ºç­–**ï¼š

1. **UEFI Setup ã§ç„¡åŠ¹åŒ–**ï¼ˆæ©Ÿç¨®ã«ã‚ˆã‚Šç•°ãªã‚‹ï¼‰
2. **Jumper ã§ã‚¯ãƒªã‚¢**ï¼ˆãƒã‚¶ãƒ¼ãƒœãƒ¼ãƒ‰ã«ã‚ˆã‚‹ï¼‰
3. **å¤–éƒ¨ãƒ—ãƒ­ã‚°ãƒ©ãƒã‚’ä½¿ç”¨**

### Q2: BIOS æ›´æ–°å¾Œã«èµ·å‹•ã—ãªã„

**åŸå› **ï¼š
- æ›´æ–°ã«å¤±æ•—ã—ã€Flash ãŒç ´æ
- ç½²åæ¤œè¨¼ã«å¤±æ•—ï¼ˆBoot Guard æœ‰åŠ¹æ™‚ï¼‰

**è§£æ±ºç­–**ï¼š

1. **Recovery Mode**: ä¸€éƒ¨ã®ãƒã‚¶ãƒ¼ãƒœãƒ¼ãƒ‰ã«ã¯ BIOS ãƒªã‚«ãƒãƒªæ©Ÿèƒ½
   - USB ãƒ¡ãƒ¢ãƒªã« BIOS ã‚¤ãƒ¡ãƒ¼ã‚¸ã‚’ã‚³ãƒ”ãƒ¼
   - ç‰¹å®šã®ã‚­ãƒ¼ã‚’æŠ¼ã—ãªãŒã‚‰èµ·å‹•
2. **Dual BIOS**: äºˆå‚™ BIOS ã«åˆ‡ã‚Šæ›¿ãˆ
3. **å¤–éƒ¨ãƒ—ãƒ­ã‚°ãƒ©ãƒã§å¾©æ—§**

### Q3: chipsec ã§ FAILED ãŒè¡¨ç¤ºã•ã‚Œã‚‹

**åŸå› **ï¼š
- BIOS ä¿è­·ãŒæ­£ã—ãè¨­å®šã•ã‚Œã¦ã„ãªã„

**ç¢ºèªã¨ä¿®æ­£**ï¼š

```bash
# è©³ç´°ãƒ­ã‚°ã‚’ç¢ºèª
sudo chipsec_main -m common.bios_wp -l log.txt
cat log.txt

# æ¨å¥¨è¨­å®š:
# BIOSWE = 0
# BLE = 1
# SMM_BWP = 1
# PRx ã« BIOS Region ã‚’è¨­å®š
```

---

## ğŸ’» æ¼”ç¿’

### æ¼”ç¿’ 1: Flash ä¿è­·çŠ¶æ…‹ã®ç¢ºèª

**ç›®æ¨™**: ã‚·ã‚¹ãƒ†ãƒ ã® Flash ä¿è­·ã‚’ç¢ºèª

**æ‰‹é †**ï¼š

```bash
# 1. BIOS Control ãƒ¬ã‚¸ã‚¹ã‚¿ã‚’ç¢ºèª
sudo setpci -s 00:1f.0 dc.b

# 2. flashrom ã§ä¿è­·çŠ¶æ…‹ã‚’ç¢ºèª
sudo flashrom -p internal --wp-status

# 3. chipsec ã§æ¤œè¨¼
sudo chipsec_main -m common.bios_wp
sudo chipsec_main -m common.spi_lock

# 4. Protected Range ã‚’ç¢ºèª
# ï¼ˆSPI BAR + 0x84-0x90 ã‚’èª­ã‚€ï¼‰
sudo chipsec_util mmio read 0xFED1F800 0x84 4
```

**æœŸå¾…ã•ã‚Œã‚‹çµæœ**ï¼š
- BIOSWE=0, BLE=1 ã§ã‚ã‚‹ã“ã¨
- Protected Range ãŒè¨­å®šã•ã‚Œã¦ã„ã‚‹ã“ã¨

### æ¼”ç¿’ 2: Flash ã‚¤ãƒ¡ãƒ¼ã‚¸ã®è§£æ

**ç›®æ¨™**: Flash ã‚¤ãƒ¡ãƒ¼ã‚¸ã®æ§‹é€ ã‚’ç†è§£

**æ‰‹é †**ï¼š

```bash
# 1. Flash ã‚’ãƒ€ãƒ³ãƒ—
sudo flashrom -p internal -r flash.bin

# 2. Flash Descriptor ã‚’è§£æ
# Intel FITï¼ˆFlash Image Toolï¼‰ã¾ãŸã¯ UEFITool ã‚’ä½¿ç”¨
./UEFITool flash.bin

# 3. BIOS Region ã‚’æŠ½å‡º
sudo flashrom -p internal -r bios.bin --ifd -i bios

# 4. UEFITool ã§ BIOS Region ã‚’é–‹ã
./UEFITool bios.bin
```

**æœŸå¾…ã•ã‚Œã‚‹çµæœ**ï¼š
- Flash Descriptor ã®å†…å®¹ãŒç¢ºèªã§ãã‚‹
- å„ Region ã®ã‚µã‚¤ã‚ºã¨ä½ç½®ãŒåˆ†ã‹ã‚‹

### æ¼”ç¿’ 3: ä¿è­·è¨­å®šã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³

**ç›®æ¨™**: QEMU ã§ Flash ä¿è­·ã‚’ãƒ†ã‚¹ãƒˆ

**æ‰‹é †**ï¼š

```bash
# 1. QEMUç”¨ã® Flash ã‚¤ãƒ¡ãƒ¼ã‚¸ã‚’ä½œæˆ
dd if=/dev/zero of=flash.img bs=1M count=16

# 2. OVMFï¼ˆUEFI for QEMUï¼‰ã‚’ã‚³ãƒ”ãƒ¼
cp /usr/share/ovmf/OVMF.fd flash.img

# 3. QEMU ã§èµ·å‹•ï¼ˆFlash ã‚’ read-only ã«ï¼‰
qemu-system-x86_64 \
  -bios flash.img \
  -drive if=pflash,format=raw,readonly=on,file=flash.img \
  -nographic

# 4. UEFI Shell ã‹ã‚‰ Flash æ›¸ãè¾¼ã¿ã‚’è©¦è¡Œ
# ï¼ˆread-only ãªã®ã§å¤±æ•—ã™ã‚‹ã¯ãšï¼‰
```

---

## ã¾ã¨ã‚

ã“ã®ç« ã§ã¯ã€SPI Flash ã®ä¿è­·æ©Ÿæ§‹ã«ã¤ã„ã¦è©³ã—ãå­¦ã³ã¾ã—ãŸï¼š

### âœ… é‡è¦ãªãƒã‚¤ãƒ³ãƒˆ

1. **SPI Flash ã®å½¹å‰²**ï¼š
   - BIOS/UEFI ã®ä¿å­˜
   - ã‚·ã‚¹ãƒ†ãƒ ã® Root of Trust
   - ä¿è­·ãŒä¸ååˆ†ã ã¨ã™ã¹ã¦ã®ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£ãŒç„¡åŠ¹åŒ–

2. **Flash Descriptor**ï¼š
   - Flash ã®åˆ¶å¾¡ãƒ‡ãƒ¼ã‚¿
   - Region ã¨ã‚¢ã‚¯ã‚»ã‚¹æ¨©é™ã®å®šç¾©
   - FLOCKDN ã§ãƒ­ãƒƒã‚¯

3. **ä¿è­·æ©Ÿæ§‹**ï¼š
   - **BIOS Control**: BIOSWE, BLE, SMM_BWP
   - **Protected Range**: PR0-PR4 ã§ç¯„å›²ã‚’ä¿è­·
   - **WP# ãƒ”ãƒ³**: ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ä¿è­·
   - **Block Protection**: Flash ãƒãƒƒãƒ—å†…éƒ¨ã®ä¿è­·

4. **Platform Reset Attack**ï¼š
   - ä¿è­·è¨­å®šå‰ã«ãƒªã‚»ãƒƒãƒˆ
   - **å¯¾ç­–**: Early Boot Guard, FLOCKDN, Top Swap

5. **Intel BIOS Guard**ï¼š
   - SMM ã®ã¿ã§ Flash æ›´æ–°
   - OS ã‹ã‚‰ã®ç›´æ¥æ›¸ãæ›ãˆã‚’é˜²æ­¢

### ğŸ”’ ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£ã®ãƒ™ã‚¹ãƒˆãƒ—ãƒ©ã‚¯ãƒ†ã‚£ã‚¹

| é …ç›® | æ¨å¥¨äº‹é … |
|------|---------|
| **BIOS ä¿è­·** | BIOSWE=0, BLE=1, SMM_BWP=1 |
| **Protected Range** | BIOS Region å…¨ä½“ã‚’ä¿è­· |
| **Flash Descriptor** | FLOCKDN=1 ã§ãƒ­ãƒƒã‚¯ |
| **ç‰©ç†ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£** | ã‚±ãƒ¼ã‚¹ãƒ­ãƒƒã‚¯ã€æ”¹ã–ã‚“æ¤œçŸ¥ |
| **å®šæœŸãƒã‚§ãƒƒã‚¯** | chipsec ã§ä¿è­·çŠ¶æ…‹ã‚’ç›£è¦– |

---

æ¬¡ç« ã§ã¯ã€**SMMï¼ˆSystem Management Modeï¼‰ã®ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£**ã«ã¤ã„ã¦å­¦ã³ã¾ã™ã€‚SMM ã¯æœ€é«˜æ¨©é™ã§å‹•ä½œã™ã‚‹ãŸã‚ã€ãã®ä¿è­·ã¯æ¥µã‚ã¦é‡è¦ã§ã™ã€‚

ğŸ“š **å‚è€ƒè³‡æ–™**
- [Intel Platform Controller Hub (PCH) Datasheet](https://www.intel.com/content/www/us/en/products/docs/chipsets/300-series-chipset-pch-datasheet-vol-2.html)
- [SPI Flash Memory Datasheet (Winbond W25Q128)](https://www.winbond.com/resource-files/w25q128jv%20revf%2003272018%20plus.pdf)
- [chipsec: Platform Security Assessment Framework](https://github.com/chipsec/chipsec)
- [flashrom: Flash ROM Programmer](https://www.flashrom.org/)
- [UEFITool: UEFI Image Parser](https://github.com/LongSoft/UEFITool)
- [Intel BIOS Guard Technology](https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/bios-guard-technology-white-paper.pdf)
