GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\FIFO_HS\FIFO_HS.v'
Analyzing Verilog file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\rstn_gen.v'
Analyzing Verilog file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\test_fifo.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v":1736)
WARN  (EX3705) : Macro 'CAPTURE_INIT' is redefined("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_define.v":45)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v":1736)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\GVIO\gvio_0\gw_gvio_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v":1736)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v":1736)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\GVIO\gvio_0\gw_gvio_parameter.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v":1736)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v":1736)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_CON\gw_gvio_con_top.v'
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\GVIO\gvio_control\gw_gvio_con_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_CON\gw_gvio_con_top.v":385)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_CON\gw_gvio_con_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_CON\gw_gvio_con_top.v":385)
Analyzing included file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\GVIO\gvio_control\gw_gvio_con_parameter.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_CON\gw_gvio_con_top.v":385)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_CON\gw_gvio_con_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_CON\gw_gvio_con_top.v":385)
Analyzing Verilog file 'C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\GVIO\gw_gao_gvio_top.v'
Compiling module 'test_fifo'("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\test_fifo.v":2)
Compiling module 'rstn_gen'("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\rstn_gen.v":1)
Compiling module 'FIFO_HS_Top'("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\FIFO_HS\FIFO_HS.v":752)
Compiling module '**'("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\FIFO_HS\FIFO_HS.v":751)
WARN  (EX1998) : Net 'gvio_test' does not have a driver("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\test_fifo.v":82)
Compiling module 'gw_gao_gvio'("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\GVIO\gw_gao_gvio_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_CON\gw_gvio_con_top.v":385)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v":1736)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GVIO\GW_GVIO_0\gw_gvio_ao_top.v":1736)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO and GVIO to RTL design
NOTE  (EX0101) : Current top module is "test_fifo"
WARN  (AG0100) : Find logical loop signal : "wfull_val1_s10"("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\FIFO_HS\FIFO_HS.v":751)
WARN  (AG0100) : Find logical loop signal : "wfull_val1_s10"("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\FIFO_HS\FIFO_HS.v":751)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "Full_s8"("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\FIFO_HS\FIFO_HS.v":751)
WARN  (AG0100) : Find logical loop signal : "Full_s8"("C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\src\FIFO_HS\FIFO_HS.v":751)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\FIFO_HS.vg" completed
[100%] Generate report file "C:\Users\flor\Desktop\github\wave\project_files\gowin\wave\FIFO_HS\impl\gwsynthesis\FIFO_HS_syn.rpt.html" completed
GowinSynthesis finish
