<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source E:/Vivado/Find/Find/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main E:/Vivado/Find/Find/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="Find" solutionName="solution1" date="2020-05-18T16:44:56.853+0530"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="Find" solutionName="solution1" date="2020-05-18T16:44:56.676+0530"/>
        <logs message="ERROR: [COSIM 212-104] Cannot find Mentor Graphics ModelSim. Make sure it is accessible through the PATH variable." projectName="Find" solutionName="solution1" date="2020-05-18T16:44:56.670+0530"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'find/val' to 'find/val_r' to avoid the conflict with HDL keywords or other object names." projectName="Find" solutionName="solution1" date="2020-05-18T16:41:03.509+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Find" solutionName="solution1" date="2020-05-18T16:40:55.730+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Find" solutionName="solution1" date="2020-05-18T16:40:54.830+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set out_vec_group [add_wave_group out_vec(fifo) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/out_vec_write -into $out_vec_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/out_vec_full_n -into $out_vec_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/out_vec_din -into $out_vec_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set in_vec_group [add_wave_group in_vec(fifo) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/in_vec_read -into $in_vec_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/in_vec_empty_n -into $in_vec_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/in_vec_dout -into $in_vec_group -radix hex&#xD;&#xA;## set val_group [add_wave_group val(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/val_r -into $val_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_find_top/AESL_inst_find/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_find_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_find_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_find_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_find_top/LENGTH_val_r -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_find_top/LENGTH_in_vec -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_find_top/LENGTH_out_vec -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_out_vec_group [add_wave_group out_vec(fifo) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_find_top/out_vec_write -into $tb_out_vec_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_find_top/out_vec_full_n -into $tb_out_vec_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_find_top/out_vec_din -into $tb_out_vec_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_in_vec_group [add_wave_group in_vec(fifo) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_find_top/in_vec_read -into $tb_in_vec_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_find_top/in_vec_empty_n -into $tb_in_vec_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_find_top/in_vec_dout -into $tb_in_vec_group -radix hex&#xD;&#xA;## set tb_val_group [add_wave_group val(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_find_top/val_r -into $tb_val_group -radix hex&#xD;&#xA;## save_wave_config find.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;255000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 295 ns : File &quot;E:/Vivado/Find/Find/solution1/sim/verilog/find.autotb.v&quot; Line 331&#xD;&#xA;## quit" projectName="Find" solutionName="solution1" date="2020-05-18T16:45:48.867+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Find" solutionName="solution1" date="2020-05-18T16:45:31.269+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Find" solutionName="solution1" date="2020-05-18T16:45:30.549+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Find" solutionName="solution1" date="2020-05-18T16:44:56.266+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Find" solutionName="solution1" date="2020-05-18T16:44:55.571+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Find" solutionName="solution1" date="2020-05-18T16:42:02.845+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Find" solutionName="solution1" date="2020-05-18T16:42:02.138+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Find" solutionName="solution1" date="2020-05-18T16:41:15.408+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Find" solutionName="solution1" date="2020-05-18T16:41:14.724+0530" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
