

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1031_2'
================================================================
* Date:           Tue Jun 18 12:24:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.776 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      129|  10.000 ns|  0.645 us|    2|  129|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1031_2  |        0|      127|         1|          1|          1|  0 ~ 127|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      28|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      50|    -|
|Register             |        -|     -|       10|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       10|      78|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1031_fu_79_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln1031_fu_73_p2  |      icmp|   0|  0|  14|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          14|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_57_p4  |  14|          3|    1|          3|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_ci_load       |   9|          2|    7|         14|
    |ci_fu_38                       |   9|          2|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  50|         11|   17|         35|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  1|   0|    1|          0|
    |ci_fu_38        |  7|   0|    7|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 10|   0|   10|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|ap_return                    |  out|    1|  ap_ctrl_hs|  read_markers.1_Pipeline_VITIS_LOOP_1031_2|  return value|
|p_jinfo_num_components_load  |   in|    7|     ap_none|                p_jinfo_num_components_load|        scalar|
|cmp13_i                      |   in|    1|     ap_none|                                    cmp13_i|        scalar|
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ci = alloca i32 1"   --->   Operation 4 'alloca' 'ci' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cmp13_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp13_i"   --->   Operation 5 'read' 'cmp13_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_jinfo_num_components_load_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %p_jinfo_num_components_load"   --->   Operation 6 'read' 'p_jinfo_num_components_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %ci"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ci_load = load i7 %ci" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 9 'load' 'ci_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "%icmp_ln1031 = icmp_ult  i7 %ci_load, i7 %p_jinfo_num_components_load_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 10 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.85ns)   --->   "%add_ln1031 = add i7 %ci_load, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 11 'add' 'add_ln1031' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%br_ln1031 = br i1 %icmp_ln1031, void %for.end.loopexit.i.loopexit.exitStub, void %for.body7.i.split" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 12 'br' 'br_ln1031' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln1010 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1010->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 13 'specpipeline' 'specpipeline_ln1010' <Predicate = (icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1010 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 127, i64 63" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1010->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln1010' <Predicate = (icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln1031 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 15 'specloopname' 'specloopname_ln1031' <Predicate = (icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%br_ln1036 = br i1 %cmp13_i_read, void %for.inc.i21, void %for.end.loopexit.i.loopexit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1036->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 16 'br' 'br_ln1036' <Predicate = (icmp_ln1031)> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln1031 = store i7 %add_ln1031, i7 %ci" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 17 'store' 'store_ln1031' <Predicate = (icmp_ln1031 & !cmp13_i_read)> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1031 = br void %for.body7.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 18 'br' 'br_ln1031' <Predicate = (icmp_ln1031 & !cmp13_i_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body7.i, i1 0, void %for.body7.i.split"   --->   Operation 19 'phi' 'merge' <Predicate = (cmp13_i_read) | (!icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (cmp13_i_read) | (!icmp_ln1031)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_jinfo_num_components_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp13_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ci                               (alloca           ) [ 01]
cmp13_i_read                     (read             ) [ 01]
p_jinfo_num_components_load_read (read             ) [ 00]
store_ln0                        (store            ) [ 00]
br_ln0                           (br               ) [ 00]
ci_load                          (load             ) [ 00]
icmp_ln1031                      (icmp             ) [ 01]
add_ln1031                       (add              ) [ 00]
br_ln1031                        (br               ) [ 00]
specpipeline_ln1010              (specpipeline     ) [ 00]
speclooptripcount_ln1010         (speclooptripcount) [ 00]
specloopname_ln1031              (specloopname     ) [ 00]
br_ln1036                        (br               ) [ 00]
store_ln1031                     (store            ) [ 00]
br_ln1031                        (br               ) [ 00]
merge                            (phi              ) [ 00]
ret_ln0                          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_jinfo_num_components_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_num_components_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cmp13_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp13_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="ci_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ci/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="cmp13_i_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp13_i_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_jinfo_num_components_load_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="7" slack="0"/>
<pin id="50" dir="0" index="1" bw="7" slack="0"/>
<pin id="51" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_jinfo_num_components_load_read/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="merge_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="56" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="merge_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="1" slack="0"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln0_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="7" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ci_load_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ci_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln1031_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="7" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="add_ln1031_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1031/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln1031_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="7" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1031/1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="ci_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ci "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="36" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="70" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="48" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="70" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="79" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="38" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="96"><net_src comp="90" pin="1"/><net_sink comp="85" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: read_markers.1_Pipeline_VITIS_LOOP_1031_2 : p_jinfo_num_components_load | {1 }
	Port: read_markers.1_Pipeline_VITIS_LOOP_1031_2 : cmp13_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		ci_load : 1
		icmp_ln1031 : 2
		add_ln1031 : 2
		br_ln1031 : 3
		store_ln1031 : 3
		merge : 4
		ret_ln0 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |              icmp_ln1031_fu_73              |    0    |    14   |
|----------|---------------------------------------------|---------|---------|
|    add   |               add_ln1031_fu_79              |    0    |    14   |
|----------|---------------------------------------------|---------|---------|
|   read   |           cmp13_i_read_read_fu_42           |    0    |    0    |
|          | p_jinfo_num_components_load_read_read_fu_48 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |    28   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|  ci_reg_90 |    7   |
|merge_reg_54|    1   |
+------------+--------+
|    Total   |    8   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   28   |
+-----------+--------+--------+
