module tb_adder_delay;

  reg [3:0] a, b;
  wire [4:0] sum;

  adder_delay uut (.a(a), .b(b), .sum(sum));

  initial begin

    $display("time | a b | sum");
    $monitor("%4t | %b %b | %b", $time, a, b, sum);

    a=0; b=0; #10;
    a=0; b=1; #10;
    a=1; b=0; #10;
    a=1; b=1; #10;
    $finish;
  end
endmodule
