<stg><name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %s_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="95" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:6 %mul_ln117_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln117_1

]]></Node>
<StgValue><ssdm name="mul_ln117_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
newFuncRoot:7 %mul_ln191_read = read i95 @_ssdm_op_Read.ap_auto.i95, i95 %mul_ln191

]]></Node>
<StgValue><ssdm name="mul_ln191_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %cols_non_t_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_non_t

]]></Node>
<StgValue><ssdm name="cols_non_t_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %s_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %s_4

]]></Node>
<StgValue><ssdm name="s_4_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %zext_ln192_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln192

]]></Node>
<StgValue><ssdm name="zext_ln192_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="31">
<![CDATA[
newFuncRoot:11 %zext_ln192_cast = zext i31 %zext_ln192_read

]]></Node>
<StgValue><ssdm name="zext_ln192_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="95" op_1_bw="95">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i95 0, i95 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln111 = store i64 %zext_ln192_cast, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln190 = store i32 %s_4_read, i32 %s_5

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:15 %store_ln115 = store i31 0, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln194 = store i32 0, i32 %p

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln194 = store i32 0, i32 %n_3

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body.i.i.i246.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body.i.i.i246.i.i:2 %c_3 = load i31 %c

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="95" op_0_bw="95" op_1_bw="0">
<![CDATA[
for.body.i.i.i246.i.i:4 %indvar_flatten8_load = load i95 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="indvar_flatten8_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="31">
<![CDATA[
for.body.i.i.i246.i.i:6 %zext_ln115 = zext i31 %c_3

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:7 %icmp_ln115 = icmp_slt  i32 %zext_ln115, i32 %cols_non_t_read

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="95" op_1_bw="95">
<![CDATA[
for.body.i.i.i246.i.i:18 %icmp_ln192 = icmp_eq  i95 %indvar_flatten8_load, i95 %mul_ln191_read

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
for.body.i.i.i246.i.i:19 %add_ln192 = add i95 %indvar_flatten8_load, i95 1

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i.i246.i.i:20 %br_ln192 = br i1 %icmp_ln192, void %_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i, void %for.cond.cleanup4.i.i232.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:0 %j_load = load i64 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:1 %add_ln192_1 = add i64 %j_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln192_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:4 %select_ln193 = select i1 %icmp_ln115, i31 %c_3, i31 0

]]></Node>
<StgValue><ssdm name="select_ln193"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:8 %select_ln192 = select i1 %icmp_ln115, i64 %j_load, i64 %add_ln192_1

]]></Node>
<StgValue><ssdm name="select_ln192"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="64">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:9 %trunc_ln119 = trunc i64 %select_ln192

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="64">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:11 %trunc_ln119_2 = trunc i64 %select_ln192

]]></Node>
<StgValue><ssdm name="trunc_ln119_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="31">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:15 %trunc_ln117 = trunc i31 %select_ln193

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:41 %add_ln115 = add i31 %select_ln193, i31 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="95" op_1_bw="95" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:42 %store_ln192 = store i95 %add_ln192, i95 %indvar_flatten8

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:43 %store_ln111 = store i64 %select_ln192, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:45 %store_ln115 = store i31 %add_ln115, i31 %c

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:10 %p_shl = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln119, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="11" op_2_bw="6">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:12 %p_shl4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln119_2, i6 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:13 %add_ln119 = add i17 %p_shl, i17 %p_shl4

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:16 %add_ln117 = add i17 %mul_ln117_1_read, i17 %trunc_ln117

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:17 %zext_ln117 = zext i17 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:18 %M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="M_e_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:19 %add_ln119_2 = add i17 %add_ln119, i17 %trunc_ln117

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:20 %zext_ln119 = zext i17 %add_ln119_2

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:21 %M_e_addr_2 = getelementptr i32 %M_e, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="M_e_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:23 %e1 = load i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="e1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:25 %e2 = load i17 %M_e_addr_2

]]></Node>
<StgValue><ssdm name="e2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.i246.i.i:0 %n = load i32 %n_3

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.i246.i.i:1 %p_4 = load i32 %p

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.i246.i.i:3 %s = load i32 %s_5

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.i.i246.i.i:5 %specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln193"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:8 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.i.i246.i.i:9 %icmp_ln196 = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:10 %add_ln196 = add i32 %p_4, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:11 %s_6 = add i32 %add_ln196, i32 %s

]]></Node>
<StgValue><ssdm name="s_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:12 %s_7 = select i1 %icmp_ln196, i32 %s_6, i32 %s

]]></Node>
<StgValue><ssdm name="s_7"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:13 %tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i.i.i246.i.i:14 %icmp_ln197 = icmp_sgt  i31 %tmp_3, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:15 %add_ln197 = add i32 %s_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:16 %s_8 = add i32 %add_ln197, i32 %n

]]></Node>
<StgValue><ssdm name="s_8"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.i.i246.i.i:17 %s_9 = select i1 %icmp_ln197, i32 %s_8, i32 %s_7

]]></Node>
<StgValue><ssdm name="s_9"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:2 %specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln193"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_2_VITIS_LOOP_115_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:5 %select_ln193_1 = select i1 %icmp_ln115, i32 %p_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln193_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:6 %select_ln193_2 = select i1 %icmp_ln115, i32 %n, i32 0

]]></Node>
<StgValue><ssdm name="select_ln193_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:7 %specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln193"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:14 %select_ln192_1 = select i1 %icmp_ln115, i32 %s, i32 %s_9

]]></Node>
<StgValue><ssdm name="select_ln192_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:22 %specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln116"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:23 %e1 = load i17 %M_e_addr

]]></Node>
<StgValue><ssdm name="e1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:24 %icmp_ln118 = icmp_eq  i32 %e1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="17">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:25 %e2 = load i17 %M_e_addr_2

]]></Node>
<StgValue><ssdm name="e2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:26 %icmp_ln120 = icmp_eq  i32 %e2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:27 %icmp_ln121 = icmp_eq  i32 %e1, i32 %e2

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:28 %p_5 = add i32 %select_ln193_1, i32 1

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:29 %sext_ln122 = sext i32 %e2

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:30 %sub_ln122 = sub i33 0, i33 %sext_ln122

]]></Node>
<StgValue><ssdm name="sub_ln122"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="33" op_0_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:31 %sext_ln122_2 = sext i32 %e1

]]></Node>
<StgValue><ssdm name="sext_ln122_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:32 %icmp_ln122 = icmp_eq  i33 %sext_ln122_2, i33 %sub_ln122

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:33 %add_ln122 = add i32 %select_ln193_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:34 %n_4 = select i1 %icmp_ln122, i32 %add_ln122, i32 %select_ln193_2

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:35 %or_ln120 = or i1 %icmp_ln118, i1 %icmp_ln120

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:36 %or_ln121 = or i1 %or_ln120, i1 %icmp_ln121

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:37 %n_5 = select i1 %or_ln121, i32 %select_ln193_2, i32 %n_4

]]></Node>
<StgValue><ssdm name="n_5"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:38 %xor_ln121 = xor i1 %icmp_ln121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:39 %or_ln121_2 = or i1 %or_ln120, i1 %xor_ln121

]]></Node>
<StgValue><ssdm name="or_ln121_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:40 %p_6 = select i1 %or_ln121_2, i32 %select_ln193_1, i32 %p_5

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:44 %store_ln190 = store i32 %select_ln192_1, i32 %s_5

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:46 %store_ln194 = store i32 %p_6, i32 %p

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:47 %store_ln194 = store i32 %n_5, i32 %n_3

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i302.i.i:48 %br_ln115 = br void %for.body.i.i.i246.i.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup4.i.i232.i.i.exitStub:0 %write_ln197 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %s_9_out, i32 %s_9

]]></Node>
<StgValue><ssdm name="write_ln197"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
for.cond.cleanup4.i.i232.i.i.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
