LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY Ula IS
GENERIC (N :POSITIVE:= 31);

PORT (a, b : IN std_logic_vector (N-1 DOWNTO 0);
sel : IN std_logic;
y : OUT std_logic_vector (N - 1 DOWNTO 0));

END Ula;

ARCHITECTURE arch OF Ula IS
BEGIN

y <= a when sel = '0' else
b;
END arch;