#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 11 20:42:04 2025
# Process ID: 5220
# Current directory: D:/Nano/Master Proj/nano_processor_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19980 D:\Nano\Master Proj\nano_processor_project\nano_processor.xpr
# Log file: D:/Nano/Master Proj/nano_processor_project/vivado.log
# Journal file: D:/Nano/Master Proj/nano_processor_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Nano/Master Proj/nano_processor_project/nano_processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
set_property top RCA_4 [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Nano/Master Proj/nano_processor_project/nano_processor.srcs/sim_1/new/TB_RCA_4.vhd} w ]
add_files -fileset sim_1 {{D:/Nano/Master Proj/nano_processor_project/nano_processor.srcs/sim_1/new/TB_RCA_4.vhd}}
update_compile_order -fileset sim_1
set_property top TB_RCA_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun May 11 20:46:10 2025] Launched synth_1...
Run output will be captured here: D:/Nano/Master Proj/nano_processor_project/nano_processor.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano/Master Proj/nano_processor_project/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RCA_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano/Master Proj/nano_processor_project/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_RCA_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano/Master Proj/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano/Master Proj/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano/Master Proj/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Nano/Master Proj/nano_processor_project/nano_processor.srcs/sim_1/new/TB_RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RCA_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano/Master Proj/nano_processor_project/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c37cb37c031e4d7da3fbbac695debbb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_RCA_4_behav xil_defaultlib.TB_RCA_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_rca_4
Built simulation snapshot TB_RCA_4_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Nano/Master -notrace
couldn't read file "D:/Nano/Master": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun May 11 20:51:01 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano/Master Proj/nano_processor_project/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RCA_4_behav -key {Behavioral:sim_1:Functional:TB_RCA_4} -tclbatch {TB_RCA_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_RCA_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RCA_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1033.836 ; gain = 15.301
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun May 11 20:51:34 2025] Launched synth_1...
Run output will be captured here: D:/Nano/Master Proj/nano_processor_project/nano_processor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun May 11 20:51:51 2025] Launched impl_1...
Run output will be captured here: D:/Nano/Master Proj/nano_processor_project/nano_processor.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 16
[Sun May 11 21:13:37 2025] Launched impl_1...
Run output will be captured here: D:/Nano/Master Proj/nano_processor_project/nano_processor.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Nano/Master Proj/nano_processor_project/nano_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_RCA_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Nano/Master Proj/nano_processor_project/nano_processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_RCA_4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Nano/Master Proj/nano_processor_project/nano_processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c37cb37c031e4d7da3fbbac695debbb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_RCA_4_behav xil_defaultlib.TB_RCA_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Nano/Master Proj/nano_processor_project/nano_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_RCA_4_behav -key {Behavioral:sim_1:Functional:TB_RCA_4} -tclbatch {TB_RCA_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_RCA_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_RCA_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.453 ; gain = 0.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 11 22:45:29 2025...
