git clone --depth 1 --no-tags https://github.com/liuqasd/Digital-electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447062566
git clone --depth 1 --no-tags https://github.com/euvm/avmm_sha3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451559118
git clone --depth 1 --no-tags https://github.com/mayank-kabra2001/Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453399731
git clone --depth 1 --no-tags https://github.com/ethan-fong/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451968827
git clone --depth 1 --no-tags https://github.com/amirsoleix/Ethernet-frame-validator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450760589
git clone --depth 1 --no-tags https://github.com/yexiaosu/VE370.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443812102
git clone --depth 1 --no-tags https://github.com/MasterPu2020/UART_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447911563
git clone --depth 1 --no-tags https://github.com/kgokarn/smallscaleaes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453628949
git clone --depth 1 --no-tags https://github.com/qweDxz123/ISP-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446477017
git clone --depth 1 --no-tags https://github.com/ozlemcali/CORDIC-Tabanl-HW-SW-CoDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445467025
git clone --depth 1 --no-tags https://github.com/girishkumar-1997/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448821102
git clone --depth 1 --no-tags https://github.com/Dishay952/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449150797
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-marocchino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447681894
git clone --depth 1 --no-tags https://github.com/msaligane/openfasoc_cryo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446291397
git clone --depth 1 --no-tags https://github.com/ain1084/audio_echo_effect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448334941
git clone --depth 1 --no-tags https://github.com/junttang/ProgrammingFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446660926
git clone --depth 1 --no-tags https://github.com/medAzizLHB/LT24-display-interface-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452658647
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Synchronous-RAM-design-in-Quartus-prime-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453464110
git clone --depth 1 --no-tags https://github.com/Raxio-Z/VGA_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453392863
git clone --depth 1 --no-tags https://github.com/visionvlsi/ApproximateBoothMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454123009
git clone --depth 1 --no-tags https://github.com/jogeshsingh/RTL-level-design-of-ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453650571
git clone --depth 1 --no-tags https://github.com/zzzDavid/SystemC-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452098851
git clone --depth 1 --no-tags https://github.com/williamlamjy/Into-the-NintendoVerse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451834820
git clone --depth 1 --no-tags https://github.com/Baneist/FPGA-DigitalCamera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443520440
git clone --depth 1 --no-tags https://github.com/alcatrazEscapee/elec-374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451585557
git clone --depth 1 --no-tags https://github.com/jogeshsingh/8-bit-bidirectionl-Shift-Register-on-Spartan-6-XC6SLX9-Mimas-V2-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453626955
git clone --depth 1 --no-tags https://github.com/Arjun-Narula/Round-Robin-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445864235
git clone --depth 1 --no-tags https://github.com/bizkiwi/verilog-fpga-pingpong-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443487899
git clone --depth 1 --no-tags https://github.com/ChristeZeng/5-stages-pipelines-RV32IZ-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452693968
git clone --depth 1 --no-tags https://github.com/20Mhz/sky130_adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453307447
git clone --depth 1 --no-tags https://github.com/abhay-mohandas/password-doorlock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450769585
git clone --depth 1 --no-tags https://github.com/Timothy023/Mips_CPU_Pipeline50.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447431856
git clone --depth 1 --no-tags https://github.com/SvizelPritula/riscv-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452648646
git clone --depth 1 --no-tags https://github.com/Francis3436/Verilog-Quadcopter-Project-ECE-551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453806436
git clone --depth 1 --no-tags https://github.com/SteveLRojas/DragonBoard_ROM_programmer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449076925
git clone --depth 1 --no-tags https://github.com/Tranbach69/VEDIC_8x8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449917067
git clone --depth 1 --no-tags https://github.com/aolwyn/CPU-Construction-Zone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455657973
git clone --depth 1 --no-tags https://github.com/california-polytechnic-university/ECE3300_LAB_SPRING_2022_GROUP_A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454626875
git clone --depth 1 --no-tags https://github.com/cliche-niche/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451808212
git clone --depth 1 --no-tags https://github.com/neginshirvani/CordicMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449222276
git clone --depth 1 --no-tags https://github.com/armleo/armleo_gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450767467
git clone --depth 1 --no-tags https://github.com/hDyat/FPGA_BLDC_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452121767
git clone --depth 1 --no-tags https://github.com/dgarci23/rs-232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454618720
git clone --depth 1 --no-tags https://github.com/sgp62/ECE5760.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453770356
git clone --depth 1 --no-tags https://github.com/Ma-YX/UCAS_CODlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447862055
git clone --depth 1 --no-tags https://github.com/jogeshsingh/4-bit-Universal-Shift-Register-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453449880
git clone --depth 1 --no-tags https://github.com/fuyo1622/NTUEE-Computer_Architecture-110-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451467307
git clone --depth 1 --no-tags https://github.com/lgili/xilinx-ip-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444788183
git clone --depth 1 --no-tags https://github.com/coherent17/Single-Cycle-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447529080
git clone --depth 1 --no-tags https://github.com/LeThanhHai-1610/SingleCycleRV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444702746
git clone --depth 1 --no-tags https://github.com/thkim2031/4x4-booth-2-multiplier-signed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449246372
git clone --depth 1 --no-tags https://github.com/MikeWalrus/mipsel32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454382508
git clone --depth 1 --no-tags https://github.com/MichGedd/Mini-SRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451577625
git clone --depth 1 --no-tags https://github.com/ProValarous/Chrome-T-Rex-Game-Using-EMG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452167432
git clone --depth 1 --no-tags https://github.com/geotrieu/ezRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455294674
git clone --depth 1 --no-tags https://github.com/WongTampan123/8bit_pwm_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452903661
git clone --depth 1 --no-tags https://github.com/youssefalarnaouty/PPI_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455244946
git clone --depth 1 --no-tags https://github.com/sbaldzenka/random_number_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452392671
git clone --depth 1 --no-tags https://github.com/mwang98/Single-Cycle-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443792558
git clone --depth 1 --no-tags https://github.com/kmisimn76/SpartanCalcul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443678572
git clone --depth 1 --no-tags https://github.com/jogeshsingh/4-Bit-Arithmetic-Logic-Unit-Design-with-registered-output.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453585833
git clone --depth 1 --no-tags https://github.com/jogeshsingh/8-Bit-Serial-Adder-Design-using-Mealy-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454263844
git clone --depth 1 --no-tags https://github.com/shawn110285/Cookabarra_Jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454976946
git clone --depth 1 --no-tags https://github.com/pawlex/BeMicro_MAX10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444411683
git clone --depth 1 --no-tags https://github.com/mustafa-khairallah/romulus-ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445695969
git clone --depth 1 --no-tags https://github.com/RohitRadar/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446921309
git clone --depth 1 --no-tags https://github.com/TheSonders/TestATLAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451557566
git clone --depth 1 --no-tags https://github.com/SenuraHansaja/AES-128-Bit-Decryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452348433
git clone --depth 1 --no-tags https://github.com/QiuYqnqun/IIR-highpass-Filter-ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447899300
git clone --depth 1 --no-tags https://github.com/gyurco/Homelab-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455309311
git clone --depth 1 --no-tags https://github.com/synclairy/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454719651
git clone --depth 1 --no-tags https://github.com/SR42-dev/digitaldesign-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443770883
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Rising_Edge_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453468434
git clone --depth 1 --no-tags https://github.com/turag-ev/brain-fpga-camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449767923
git clone --depth 1 --no-tags https://github.com/alinourian/Floating-Point-Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446109403
git clone --depth 1 --no-tags https://github.com/brktnc/SOC-System-on-Chip-Design-CORDIC-Tabanl-HW-SW-Codesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445255511
git clone --depth 1 --no-tags https://github.com/CaT-mindepth/new_fpga_cat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449366060
git clone --depth 1 --no-tags https://github.com/Computer-103/verify-verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452211872
git clone --depth 1 --no-tags https://github.com/SARS-CLASSIFY/FPGA_MODULATOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452278884
git clone --depth 1 --no-tags https://github.com/AngeloJacobo/SDCard_Driver_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453129229
git clone --depth 1 --no-tags https://github.com/TheShifanier/PWM_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453367830
git clone --depth 1 --no-tags https://github.com/BondMachineHQ/bondmachine_ebaz4205_buildroot_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455706741
git clone --depth 1 --no-tags https://github.com/enochliang/COURSE--2021_Fall_NYCU_ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452944264
git clone --depth 1 --no-tags https://github.com/Wuhaotian0117/BUAA_CO_2020Fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448834745
git clone --depth 1 --no-tags https://github.com/makki51x3/Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453282123
git clone --depth 1 --no-tags https://github.com/sakundu/OpenROAD-DPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443651967
git clone --depth 1 --no-tags https://github.com/Maxwell-Wong/-Muiti-Cycle-CPU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452518623
git clone --depth 1 --no-tags https://github.com/jogeshsingh/UP-DOWN-COUNTER-ON-SPARTAN-6-XC6SLX9-MIMAS-V2-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453458462
git clone --depth 1 --no-tags https://github.com/jogeshsingh/4-Bit-Carry-Look-Ahead-Adder-Design-in-Xilinx-VIVADO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453637542
git clone --depth 1 --no-tags https://github.com/CHARIOOSHAW/riscv_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450430183
git clone --depth 1 --no-tags https://github.com/CodePurble/fpga-systolic-arrays.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444815424
git clone --depth 1 --no-tags https://github.com/shotamishima/td4fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446789618
git clone --depth 1 --no-tags https://github.com/pawlex/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446635856
git clone --depth 1 --no-tags https://github.com/wyp7788/SoC_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448204225
git clone --depth 1 --no-tags https://github.com/PrajwalYelne/AES_256_Encryption_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444429155
