TimeQuest Timing Analyzer report for ratatouille
Mon Nov 11 23:28:21 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ratatouille                                                       ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; inclk0                                            ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { inclk0 }                                            ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000  ; 1.0 MHz   ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; inclk0 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] } ;
; inst4|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 25000.000 ; 0.04 MHz  ; 0.000 ; 18750.000 ; 75.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; inclk0 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 256.94 MHz ; 256.94 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 996.108 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inclk0                                            ; 9.835   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.745 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 996.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.815      ;
; 996.156 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.766      ;
; 996.394 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.529      ;
; 996.396 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.538      ;
; 996.396 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.538      ;
; 996.416 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.507      ;
; 996.432 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.502      ;
; 996.432 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.502      ;
; 996.432 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.502      ;
; 996.451 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.472      ;
; 996.481 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.451      ;
; 996.481 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.451      ;
; 996.481 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.451      ;
; 996.481 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.451      ;
; 996.481 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.451      ;
; 996.493 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.430      ;
; 996.510 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.413      ;
; 996.517 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.406      ;
; 996.526 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.408      ;
; 996.526 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.408      ;
; 996.527 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.396      ;
; 996.562 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.372      ;
; 996.562 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.372      ;
; 996.562 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.372      ;
; 996.570 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.353      ;
; 996.611 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.321      ;
; 996.611 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.321      ;
; 996.611 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.321      ;
; 996.611 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.321      ;
; 996.611 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.321      ;
; 996.617 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.306      ;
; 996.621 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.302      ;
; 996.629 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.294      ;
; 996.630 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.293      ;
; 996.643 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.291      ;
; 996.643 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.291      ;
; 996.644 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.279      ;
; 996.651 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                      ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.272      ;
; 996.669 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.254      ;
; 996.671 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.263      ;
; 996.671 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.263      ;
; 996.671 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.263      ;
; 996.684 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.249      ;
; 996.684 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.249      ;
; 996.684 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.249      ;
; 996.684 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.249      ;
; 996.684 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.249      ;
; 996.684 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.249      ;
; 996.684 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.249      ;
; 996.691 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.232      ;
; 996.695 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.228      ;
; 996.695 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.228      ;
; 996.704 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.219      ;
; 996.723 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.200      ;
; 996.732 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.191      ;
; 996.743 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.179      ;
; 996.743 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 3.179      ;
; 996.745 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.178      ;
; 996.746 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.186      ;
; 996.746 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.186      ;
; 996.746 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.186      ;
; 996.746 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.186      ;
; 996.746 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.186      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.749 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.185      ;
; 996.755 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.168      ;
; 996.768 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.155      ;
; 996.768 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.155      ;
; 996.772 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.162      ;
; 996.772 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.162      ;
; 996.785 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.138      ;
; 996.792 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.131      ;
; 996.808 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.126      ;
; 996.808 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.126      ;
; 996.808 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.126      ;
; 996.814 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.119      ;
; 996.814 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.119      ;
; 996.814 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.119      ;
; 996.814 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.119      ;
; 996.814 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.119      ;
; 996.814 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.119      ;
; 996.814 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.119      ;
; 996.822 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.111      ;
; 996.822 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.101      ;
; 996.839 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.084      ;
; 996.846 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.072     ; 3.077      ;
; 996.854 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.079      ;
; 996.857 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.075      ;
; 996.857 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.075      ;
; 996.857 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.075      ;
; 996.857 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.075      ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Motores:inst|fstate.Dobla_Izquierda                                                        ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Motores:inst|fstate.Dobla_Derecha                                                          ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.389 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.609      ;
; 0.390 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.610      ;
; 0.392 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.400 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.404 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
; 0.419 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.426 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.645      ;
; 0.498 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.717      ;
; 0.522 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.741      ;
; 0.522 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.741      ;
; 0.523 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.526 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.529 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.748      ;
; 0.533 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.535 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.755      ;
; 0.535 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.536 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.757      ;
; 0.537 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.758      ;
; 0.538 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.757      ;
; 0.539 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.758      ;
; 0.544 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.545 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.548 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.551 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.555 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.775      ;
; 0.555 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.775      ;
; 0.556 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.558 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.568 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.575 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.594 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.602 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.822      ;
; 0.606 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.826      ;
; 0.611 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.614 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.834      ;
; 0.615 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.835      ;
; 0.617 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.836      ;
; 0.631 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.850      ;
; 0.633 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.853      ;
; 0.646 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.865      ;
; 0.647 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.866      ;
; 0.653 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.873      ;
; 0.678 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.897      ;
; 0.679 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.899      ;
; 0.684 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.904      ;
; 0.687 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.907      ;
; 0.691 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.910      ;
; 0.699 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.918      ;
; 0.702 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.921      ;
; 0.709 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.928      ;
; 0.711 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.930      ;
; 0.714 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.933      ;
; 0.714 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.934      ;
; 0.715 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.935      ;
; 0.715 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.935      ;
; 0.717 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.937      ;
; 0.718 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.938      ;
; 0.730 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.949      ;
; 0.732 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.951      ;
; 0.751 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.970      ;
; 0.751 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.970      ;
; 0.752 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.971      ;
; 0.754 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.973      ;
; 0.756 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.975      ;
; 0.756 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.975      ;
; 0.756 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.975      ;
; 0.757 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.976      ;
; 0.781 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.001      ;
; 0.816 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.035      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Avanza                                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Derecha                                                          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Izquierda                                                        ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Idle                                                                   ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Avanza                                                                 ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Derecha                                                          ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Izquierda                                                        ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Idle                                                                   ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.852 ; 500.036      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; 2.167 ; 2.271 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 5.950 ; 6.489 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; -1.373 ; -1.478 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -3.718 ; -4.178 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 5.264 ; 5.172 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 4.151 ; 4.149 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.921 ; 3.929 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH0[*]    ; inclk0     ; 5.433 ; 5.555 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[0]   ; inclk0     ; 3.944 ; 3.945 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[1]   ; inclk0     ; 4.790 ; 4.874 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[2]   ; inclk0     ; 3.973 ; 3.974 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[3]   ; inclk0     ; 3.961 ; 3.950 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[4]   ; inclk0     ; 3.936 ; 3.935 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[5]   ; inclk0     ; 4.280 ; 4.282 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[6]   ; inclk0     ; 5.115 ; 5.153 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[7]   ; inclk0     ; 5.433 ; 5.555 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[8]   ; inclk0     ; 4.177 ; 4.157 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[9]   ; inclk0     ; 4.801 ; 4.890 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[10]  ; inclk0     ; 3.926 ; 3.921 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[11]  ; inclk0     ; 3.955 ; 3.976 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH1[*]    ; inclk0     ; 4.731 ; 4.765 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[0]   ; inclk0     ; 3.708 ; 3.715 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[1]   ; inclk0     ; 3.921 ; 3.918 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[2]   ; inclk0     ; 4.678 ; 4.697 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[3]   ; inclk0     ; 4.139 ; 4.132 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[4]   ; inclk0     ; 4.719 ; 4.733 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[5]   ; inclk0     ; 3.710 ; 3.714 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[6]   ; inclk0     ; 3.913 ; 3.900 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[7]   ; inclk0     ; 4.731 ; 4.765 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[8]   ; inclk0     ; 4.183 ; 4.231 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[9]   ; inclk0     ; 4.046 ; 4.029 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[10]  ; inclk0     ; 4.167 ; 4.154 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[11]  ; inclk0     ; 4.315 ; 4.329 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD0       ; inclk0     ; 4.897 ; 4.976 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD1       ; inclk0     ; 3.847 ; 3.857 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI0       ; inclk0     ; 5.627 ; 5.596 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI1       ; inclk0     ; 4.592 ; 4.653 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ; 1.266 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 1.254 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.691 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.689 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ; 2.704 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 2.651 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 2.649 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ;       ; 2.662 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 4.423 ; 4.312 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 3.634 ; 3.631 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.413 ; 3.422 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH0[*]    ; inclk0     ; 3.419 ; 3.413 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[0]   ; inclk0     ; 3.436 ; 3.436 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[1]   ; inclk0     ; 4.251 ; 4.330 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[2]   ; inclk0     ; 3.465 ; 3.464 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[3]   ; inclk0     ; 3.453 ; 3.441 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[4]   ; inclk0     ; 3.429 ; 3.427 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[5]   ; inclk0     ; 3.756 ; 3.758 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[6]   ; inclk0     ; 4.562 ; 4.598 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[7]   ; inclk0     ; 4.915 ; 5.035 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[8]   ; inclk0     ; 3.660 ; 3.640 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[9]   ; inclk0     ; 4.261 ; 4.345 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[10]  ; inclk0     ; 3.419 ; 3.413 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[11]  ; inclk0     ; 3.446 ; 3.466 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH1[*]    ; inclk0     ; 3.208 ; 3.213 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[0]   ; inclk0     ; 3.208 ; 3.214 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[1]   ; inclk0     ; 3.413 ; 3.409 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[2]   ; inclk0     ; 4.141 ; 4.159 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[3]   ; inclk0     ; 3.625 ; 3.616 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[4]   ; inclk0     ; 4.181 ; 4.194 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[5]   ; inclk0     ; 3.210 ; 3.213 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[6]   ; inclk0     ; 3.405 ; 3.392 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[7]   ; inclk0     ; 4.193 ; 4.224 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[8]   ; inclk0     ; 3.663 ; 3.708 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[9]   ; inclk0     ; 3.533 ; 3.516 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[10]  ; inclk0     ; 3.651 ; 3.637 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[11]  ; inclk0     ; 3.789 ; 3.802 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD0       ; inclk0     ; 4.269 ; 4.222 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD1       ; inclk0     ; 3.341 ; 3.350 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI0       ; inclk0     ; 4.927 ; 4.930 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI1       ; inclk0     ; 4.058 ; 4.115 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ; 0.874 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.862 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.242 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.240 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ; 2.255 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 2.203 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 2.201 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ;       ; 2.213 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 290.19 MHz ; 290.19 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 996.554 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inclk0                                            ; 9.818   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.743 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 996.554 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 3.375      ;
; 996.594 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.334      ;
; 996.740 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.202      ;
; 996.740 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.202      ;
; 996.772 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.170      ;
; 996.772 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.170      ;
; 996.772 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.170      ;
; 996.802 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 3.127      ;
; 996.804 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.136      ;
; 996.804 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.136      ;
; 996.804 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.136      ;
; 996.804 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.136      ;
; 996.804 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.136      ;
; 996.823 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 3.106      ;
; 996.852 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.090      ;
; 996.852 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.090      ;
; 996.857 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 3.072      ;
; 996.884 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.058      ;
; 996.884 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.058      ;
; 996.884 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 3.058      ;
; 996.885 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 3.044      ;
; 996.902 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 3.027      ;
; 996.908 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 3.021      ;
; 996.916 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.024      ;
; 996.916 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.024      ;
; 996.916 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.024      ;
; 996.916 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.024      ;
; 996.916 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 3.024      ;
; 996.922 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 3.007      ;
; 996.956 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.973      ;
; 996.965 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.977      ;
; 996.965 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.977      ;
; 996.991 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.938      ;
; 996.991 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.951      ;
; 996.991 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.951      ;
; 996.991 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.951      ;
; 996.996 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.945      ;
; 996.996 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.945      ;
; 996.996 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.945      ;
; 996.996 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.945      ;
; 996.996 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.945      ;
; 996.996 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.945      ;
; 996.996 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.945      ;
; 996.999 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.930      ;
; 997.009 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.920      ;
; 997.009 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.920      ;
; 997.027 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                      ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.902      ;
; 997.028 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.901      ;
; 997.046 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.883      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.054 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.888      ;
; 997.066 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.876      ;
; 997.066 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.876      ;
; 997.067 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.862      ;
; 997.067 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.862      ;
; 997.069 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.860      ;
; 997.080 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.849      ;
; 997.082 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.858      ;
; 997.082 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.858      ;
; 997.082 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.858      ;
; 997.082 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.858      ;
; 997.082 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.858      ;
; 997.090 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.839      ;
; 997.098 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.844      ;
; 997.098 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.844      ;
; 997.098 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.844      ;
; 997.105 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.824      ;
; 997.107 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 2.821      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.833      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.833      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.833      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.833      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.833      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.833      ;
; 997.108 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.833      ;
; 997.109 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 2.819      ;
; 997.111 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.818      ;
; 997.118 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.811      ;
; 997.129 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.800      ;
; 997.130 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.810      ;
; 997.130 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.810      ;
; 997.130 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.810      ;
; 997.130 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.810      ;
; 997.130 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.810      ;
; 997.130 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.799      ;
; 997.141 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.800      ;
; 997.146 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.783      ;
; 997.152 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.066     ; 2.777      ;
; 997.156 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.785      ;
; 997.156 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.785      ;
; 997.156 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.785      ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.311 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Motores:inst|fstate.Dobla_Izquierda                                                        ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Motores:inst|fstate.Dobla_Derecha                                                          ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.346 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.348 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.548      ;
; 0.351 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.551      ;
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.363 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.363 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.366 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.371 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.449 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.648      ;
; 0.459 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.658      ;
; 0.462 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.471 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.671      ;
; 0.473 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.673      ;
; 0.474 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.674      ;
; 0.480 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.680      ;
; 0.480 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.680      ;
; 0.482 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.483 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.685      ;
; 0.486 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.685      ;
; 0.489 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.689      ;
; 0.490 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.496 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.499 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.501 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.701      ;
; 0.502 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.706      ;
; 0.509 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.709      ;
; 0.509 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.709      ;
; 0.509 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.709      ;
; 0.510 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.710      ;
; 0.513 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.713      ;
; 0.517 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.717      ;
; 0.518 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.533 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.541 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.741      ;
; 0.545 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.745      ;
; 0.547 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.747      ;
; 0.553 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.753      ;
; 0.559 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.560 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.760      ;
; 0.565 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.764      ;
; 0.567 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.767      ;
; 0.579 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.779      ;
; 0.589 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.788      ;
; 0.594 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.793      ;
; 0.617 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.817      ;
; 0.617 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.817      ;
; 0.622 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.822      ;
; 0.630 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.830      ;
; 0.631 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.830      ;
; 0.638 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.838      ;
; 0.641 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.841      ;
; 0.649 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.848      ;
; 0.650 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.849      ;
; 0.653 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.853      ;
; 0.654 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.854      ;
; 0.656 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.856      ;
; 0.656 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.856      ;
; 0.656 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.856      ;
; 0.661 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.860      ;
; 0.672 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.871      ;
; 0.672 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.871      ;
; 0.676 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.875      ;
; 0.676 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.875      ;
; 0.676 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.875      ;
; 0.690 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.890      ;
; 0.690 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.889      ;
; 0.691 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.891      ;
; 0.692 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.892      ;
; 0.697 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.896      ;
; 0.708 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.908      ;
; 0.738 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.937      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Avanza                                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Derecha                                                          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Izquierda                                                        ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Idle                                                                   ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Avanza                                                                 ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Derecha                                                          ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Izquierda                                                        ;
; 499.855 ; 500.039      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Idle                                                                   ;
; 499.856 ; 500.040      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.856 ; 500.040      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; 1.905 ; 2.038 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 5.225 ; 5.662 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; -1.198 ; -1.316 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -3.231 ; -3.574 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 4.728 ; 4.709 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 3.775 ; 3.739 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.556 ; 3.566 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH0[*]    ; inclk0     ; 4.916 ; 4.948 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[0]   ; inclk0     ; 3.579 ; 3.584 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[1]   ; inclk0     ; 4.378 ; 4.378 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[2]   ; inclk0     ; 3.603 ; 3.597 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[3]   ; inclk0     ; 3.590 ; 3.566 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[4]   ; inclk0     ; 3.568 ; 3.568 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[5]   ; inclk0     ; 3.894 ; 3.888 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[6]   ; inclk0     ; 4.677 ; 4.674 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[7]   ; inclk0     ; 4.916 ; 4.948 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[8]   ; inclk0     ; 3.797 ; 3.769 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[9]   ; inclk0     ; 4.393 ; 4.390 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[10]  ; inclk0     ; 3.564 ; 3.535 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[11]  ; inclk0     ; 3.589 ; 3.593 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH1[*]    ; inclk0     ; 4.328 ; 4.291 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[0]   ; inclk0     ; 3.357 ; 3.366 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[1]   ; inclk0     ; 3.561 ; 3.558 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[2]   ; inclk0     ; 4.277 ; 4.224 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[3]   ; inclk0     ; 3.782 ; 3.732 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[4]   ; inclk0     ; 4.317 ; 4.279 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[5]   ; inclk0     ; 3.359 ; 3.373 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[6]   ; inclk0     ; 3.553 ; 3.532 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[7]   ; inclk0     ; 4.328 ; 4.291 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[8]   ; inclk0     ; 3.799 ; 3.819 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[9]   ; inclk0     ; 3.675 ; 3.650 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[10]  ; inclk0     ; 3.806 ; 3.750 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[11]  ; inclk0     ; 3.926 ; 3.906 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD0       ; inclk0     ; 4.440 ; 4.519 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD1       ; inclk0     ; 3.489 ; 3.481 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI0       ; inclk0     ; 5.071 ; 5.088 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI1       ; inclk0     ; 4.177 ; 4.200 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ; 1.173 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 1.177 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.433 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.431 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ; 2.444 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 2.396 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 2.394 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ;       ; 2.407 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 3.966 ; 3.917 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 3.303 ; 3.268 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.093 ; 3.103 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH0[*]    ; inclk0     ; 3.101 ; 3.073 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[0]   ; inclk0     ; 3.115 ; 3.119 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[1]   ; inclk0     ; 3.884 ; 3.883 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[2]   ; inclk0     ; 3.138 ; 3.132 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[3]   ; inclk0     ; 3.125 ; 3.102 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[4]   ; inclk0     ; 3.104 ; 3.104 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[5]   ; inclk0     ; 3.415 ; 3.410 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[6]   ; inclk0     ; 4.171 ; 4.167 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[7]   ; inclk0     ; 4.442 ; 4.474 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[8]   ; inclk0     ; 3.324 ; 3.297 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[9]   ; inclk0     ; 3.899 ; 3.894 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[10]  ; inclk0     ; 3.101 ; 3.073 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[11]  ; inclk0     ; 3.124 ; 3.128 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH1[*]    ; inclk0     ; 2.902 ; 2.911 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[0]   ; inclk0     ; 2.902 ; 2.911 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[1]   ; inclk0     ; 3.098 ; 3.095 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[2]   ; inclk0     ; 3.788 ; 3.736 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[3]   ; inclk0     ; 3.313 ; 3.264 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[4]   ; inclk0     ; 3.826 ; 3.789 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[5]   ; inclk0     ; 2.904 ; 2.917 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[6]   ; inclk0     ; 3.091 ; 3.070 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[7]   ; inclk0     ; 3.837 ; 3.801 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[8]   ; inclk0     ; 3.325 ; 3.344 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[9]   ; inclk0     ; 3.208 ; 3.183 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[10]  ; inclk0     ; 3.336 ; 3.281 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[11]  ; inclk0     ; 3.448 ; 3.428 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD0       ; inclk0     ; 3.862 ; 3.855 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD1       ; inclk0     ; 3.026 ; 3.018 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI0       ; inclk0     ; 4.444 ; 4.496 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI1       ; inclk0     ; 3.689 ; 3.710 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ; 0.814 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.817 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.023 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.021 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ; 2.034 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 1.987 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 1.985 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ;       ; 1.998 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 997.735 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inclk0                                            ; 9.587   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.781 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 997.735 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 2.205      ;
; 997.737 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.048     ; 2.202      ;
; 997.919 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 2.022      ;
; 997.932 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 2.008      ;
; 997.939 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 2.002      ;
; 997.977 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.963      ;
; 997.987 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.954      ;
; 997.992 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.949      ;
; 997.995 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.946      ;
; 998.008 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.946      ;
; 998.008 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.946      ;
; 998.009 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.931      ;
; 998.024 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.929      ;
; 998.024 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.929      ;
; 998.024 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.929      ;
; 998.037 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.914      ;
; 998.037 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.914      ;
; 998.037 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.914      ;
; 998.037 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.914      ;
; 998.037 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.914      ;
; 998.037 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.903      ;
; 998.039 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.901      ;
; 998.040 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.900      ;
; 998.058 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.883      ;
; 998.059 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.882      ;
; 998.064 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.876      ;
; 998.066 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.048     ; 1.873      ;
; 998.067 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                      ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.874      ;
; 998.069 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.871      ;
; 998.070 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.871      ;
; 998.071 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                      ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.048     ; 1.868      ;
; 998.078 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.862      ;
; 998.084 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.870      ;
; 998.084 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.870      ;
; 998.090 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.851      ;
; 998.098 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.856      ;
; 998.098 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.856      ;
; 998.098 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.843      ;
; 998.100 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.853      ;
; 998.100 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.853      ;
; 998.100 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.853      ;
; 998.101 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.839      ;
; 998.113 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.840      ;
; 998.113 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.840      ;
; 998.113 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.840      ;
; 998.113 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.838      ;
; 998.113 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.838      ;
; 998.113 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.838      ;
; 998.113 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.838      ;
; 998.113 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.838      ;
; 998.118 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.823      ;
; 998.126 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.825      ;
; 998.126 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.825      ;
; 998.126 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.825      ;
; 998.126 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.825      ;
; 998.126 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.825      ;
; 998.130 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.811      ;
; 998.138 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.803      ;
; 998.141 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.800      ;
; 998.143 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.798      ;
; 998.146 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.795      ;
; 998.166 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.775      ;
; 998.171 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.770      ;
; 998.174 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.767      ;
; 998.175 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.777      ;
; 998.175 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.777      ;
; 998.175 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.777      ;
; 998.175 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.777      ;
; 998.175 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.777      ;
; 998.175 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.777      ;
; 998.175 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.777      ;
; 998.177 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.763      ;
; 998.209 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.745      ;
; 998.209 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.033     ; 1.745      ;
; 998.209 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.732      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.743      ;
; 998.210 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                       ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.731      ;
; 998.218 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                      ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.723      ;
; 998.221 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                       ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.720      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.729      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.729      ;
; 998.224 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.729      ;
; 998.237 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.714      ;
; 998.237 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.714      ;
; 998.237 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.714      ;
; 998.237 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.714      ;
; 998.237 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.714      ;
; 998.237 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.704      ;
; 998.238 ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                       ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.046     ; 1.703      ;
; 998.239 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.711      ;
+---------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Motores:inst|fstate.Dobla_Izquierda                                                        ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Motores:inst|fstate.Dobla_Derecha                                                          ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Avanza                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.215 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.227 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.229 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.265 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.268 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.390      ;
; 0.271 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.393      ;
; 0.273 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.395      ;
; 0.275 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.397      ;
; 0.277 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.402      ;
; 0.281 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.403      ;
; 0.282 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.406      ;
; 0.284 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.406      ;
; 0.285 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.407      ;
; 0.285 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.291 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.295 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Dobla_Derecha                                                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.316 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.320 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.326 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.330 ; Motores:inst|fstate.Avanza                                                                 ; Motores:inst|fstate.Dobla_Izquierda                                                        ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.331 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.334 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.337 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.342 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.350 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.472      ;
; 0.350 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.355 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.477      ;
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.479      ;
; 0.357 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.478      ;
; 0.359 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.480      ;
; 0.362 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
; 0.364 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.484      ;
; 0.373 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.494      ;
; 0.374 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.374 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.494      ;
; 0.374 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.496      ;
; 0.378 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.380 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.500      ;
; 0.381 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.392 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.512      ;
; 0.393 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.515      ;
; 0.393 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.515      ;
; 0.394 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.516      ;
; 0.394 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.412 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.534      ;
; 0.416 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.536      ;
; 0.417 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.537      ;
; 0.427 ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.546      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                              ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                              ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Avanza                                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Derecha                                                          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Dobla_Izquierda                                                        ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Motores:inst|fstate.Idle                                                                   ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst8|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; 1.311 ; 1.574 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 3.457 ; 4.046 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; -0.853 ; -1.131 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -2.148 ; -2.795 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 3.135 ; 2.960 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 2.388 ; 2.469 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 2.329 ; 2.268 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH0[*]    ; inclk0     ; 3.338 ; 3.484 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[0]   ; inclk0     ; 2.290 ; 2.356 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[1]   ; inclk0     ; 2.797 ; 2.947 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[2]   ; inclk0     ; 2.295 ; 2.369 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[3]   ; inclk0     ; 2.287 ; 2.350 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[4]   ; inclk0     ; 2.281 ; 2.342 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[5]   ; inclk0     ; 2.477 ; 2.564 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[6]   ; inclk0     ; 2.967 ; 3.148 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[7]   ; inclk0     ; 3.338 ; 3.484 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[8]   ; inclk0     ; 2.404 ; 2.488 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[9]   ; inclk0     ; 2.805 ; 2.956 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[10]  ; inclk0     ; 2.267 ; 2.334 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[11]  ; inclk0     ; 2.299 ; 2.366 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH1[*]    ; inclk0     ; 2.725 ; 2.862 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[0]   ; inclk0     ; 2.149 ; 2.203 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[1]   ; inclk0     ; 2.268 ; 2.337 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[2]   ; inclk0     ; 2.699 ; 2.831 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[3]   ; inclk0     ; 2.378 ; 2.471 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[4]   ; inclk0     ; 2.725 ; 2.853 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[5]   ; inclk0     ; 2.154 ; 2.205 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[6]   ; inclk0     ; 2.257 ; 2.325 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[7]   ; inclk0     ; 2.722 ; 2.862 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[8]   ; inclk0     ; 2.426 ; 2.519 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[9]   ; inclk0     ; 2.331 ; 2.390 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[10]  ; inclk0     ; 2.389 ; 2.488 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[11]  ; inclk0     ; 2.492 ; 2.581 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD0       ; inclk0     ; 2.913 ; 2.874 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD1       ; inclk0     ; 2.217 ; 2.280 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI0       ; inclk0     ; 3.366 ; 3.228 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI1       ; inclk0     ; 2.654 ; 2.795 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ; 0.737 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.742 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 1.577 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 1.575 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ; 1.588 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 1.606 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 1.603 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ;       ; 1.617 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 2.610 ; 2.465 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 2.077 ; 2.155 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 2.022 ; 1.963 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH0[*]    ; inclk0     ; 1.961 ; 2.025 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[0]   ; inclk0     ; 1.983 ; 2.046 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[1]   ; inclk0     ; 2.473 ; 2.618 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[2]   ; inclk0     ; 1.988 ; 2.059 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[3]   ; inclk0     ; 1.980 ; 2.041 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[4]   ; inclk0     ; 1.975 ; 2.033 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[5]   ; inclk0     ; 2.163 ; 2.247 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[6]   ; inclk0     ; 2.636 ; 2.811 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[7]   ; inclk0     ; 3.028 ; 3.170 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[8]   ; inclk0     ; 2.093 ; 2.173 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[9]   ; inclk0     ; 2.480 ; 2.626 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[10]  ; inclk0     ; 1.961 ; 2.025 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[11]  ; inclk0     ; 1.991 ; 2.056 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH1[*]    ; inclk0     ; 1.847 ; 1.900 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[0]   ; inclk0     ; 1.847 ; 1.900 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[1]   ; inclk0     ; 1.962 ; 2.028 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[2]   ; inclk0     ; 2.379 ; 2.507 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[3]   ; inclk0     ; 2.071 ; 2.161 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[4]   ; inclk0     ; 2.404 ; 2.528 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[5]   ; inclk0     ; 1.852 ; 1.901 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[6]   ; inclk0     ; 1.951 ; 2.017 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[7]   ; inclk0     ; 2.401 ; 2.536 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[8]   ; inclk0     ; 2.114 ; 2.204 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[9]   ; inclk0     ; 2.023 ; 2.080 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[10]  ; inclk0     ; 2.081 ; 2.177 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[11]  ; inclk0     ; 2.178 ; 2.264 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD0       ; inclk0     ; 2.546 ; 2.408 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD1       ; inclk0     ; 1.914 ; 1.974 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI0       ; inclk0     ; 2.938 ; 2.812 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI1       ; inclk0     ; 2.332 ; 2.467 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ; 0.499 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.503 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 1.304 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 1.302 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ; 1.315 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 1.333 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 1.330 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ;       ; 1.344 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 996.108 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  inclk0                                            ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; 996.108 ; 0.186 ; N/A      ; N/A     ; 499.743             ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inclk0                                            ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; 2.167 ; 2.271 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 5.950 ; 6.489 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ADC_DOUT  ; inclk0     ; -0.853 ; -1.131 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -2.148 ; -2.795 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 5.264 ; 5.172 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 4.151 ; 4.149 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 3.921 ; 3.929 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH0[*]    ; inclk0     ; 5.433 ; 5.555 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[0]   ; inclk0     ; 3.944 ; 3.945 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[1]   ; inclk0     ; 4.790 ; 4.874 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[2]   ; inclk0     ; 3.973 ; 3.974 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[3]   ; inclk0     ; 3.961 ; 3.950 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[4]   ; inclk0     ; 3.936 ; 3.935 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[5]   ; inclk0     ; 4.280 ; 4.282 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[6]   ; inclk0     ; 5.115 ; 5.153 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[7]   ; inclk0     ; 5.433 ; 5.555 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[8]   ; inclk0     ; 4.177 ; 4.157 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[9]   ; inclk0     ; 4.801 ; 4.890 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[10]  ; inclk0     ; 3.926 ; 3.921 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[11]  ; inclk0     ; 3.955 ; 3.976 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH1[*]    ; inclk0     ; 4.731 ; 4.765 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[0]   ; inclk0     ; 3.708 ; 3.715 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[1]   ; inclk0     ; 3.921 ; 3.918 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[2]   ; inclk0     ; 4.678 ; 4.697 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[3]   ; inclk0     ; 4.139 ; 4.132 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[4]   ; inclk0     ; 4.719 ; 4.733 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[5]   ; inclk0     ; 3.710 ; 3.714 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[6]   ; inclk0     ; 3.913 ; 3.900 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[7]   ; inclk0     ; 4.731 ; 4.765 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[8]   ; inclk0     ; 4.183 ; 4.231 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[9]   ; inclk0     ; 4.046 ; 4.029 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[10]  ; inclk0     ; 4.167 ; 4.154 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[11]  ; inclk0     ; 4.315 ; 4.329 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD0       ; inclk0     ; 4.897 ; 4.976 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD1       ; inclk0     ; 3.847 ; 3.857 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI0       ; inclk0     ; 5.627 ; 5.596 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI1       ; inclk0     ; 4.592 ; 4.653 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ; 1.266 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 1.254 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 2.691 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 2.689 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ; 2.704 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 2.651 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 2.649 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ;       ; 2.662 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ADC_CS_N  ; inclk0     ; 2.610 ; 2.465 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN   ; inclk0     ; 2.077 ; 2.155 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK  ; inclk0     ; 2.022 ; 1.963 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH0[*]    ; inclk0     ; 1.961 ; 2.025 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[0]   ; inclk0     ; 1.983 ; 2.046 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[1]   ; inclk0     ; 2.473 ; 2.618 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[2]   ; inclk0     ; 1.988 ; 2.059 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[3]   ; inclk0     ; 1.980 ; 2.041 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[4]   ; inclk0     ; 1.975 ; 2.033 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[5]   ; inclk0     ; 2.163 ; 2.247 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[6]   ; inclk0     ; 2.636 ; 2.811 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[7]   ; inclk0     ; 3.028 ; 3.170 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[8]   ; inclk0     ; 2.093 ; 2.173 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[9]   ; inclk0     ; 2.480 ; 2.626 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[10]  ; inclk0     ; 1.961 ; 2.025 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH0[11]  ; inclk0     ; 1.991 ; 2.056 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; CH1[*]    ; inclk0     ; 1.847 ; 1.900 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[0]   ; inclk0     ; 1.847 ; 1.900 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[1]   ; inclk0     ; 1.962 ; 2.028 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[2]   ; inclk0     ; 2.379 ; 2.507 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[3]   ; inclk0     ; 2.071 ; 2.161 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[4]   ; inclk0     ; 2.404 ; 2.528 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[5]   ; inclk0     ; 1.852 ; 1.901 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[6]   ; inclk0     ; 1.951 ; 2.017 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[7]   ; inclk0     ; 2.401 ; 2.536 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[8]   ; inclk0     ; 2.114 ; 2.204 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[9]   ; inclk0     ; 2.023 ; 2.080 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[10]  ; inclk0     ; 2.081 ; 2.177 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  CH1[11]  ; inclk0     ; 2.178 ; 2.264 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD0       ; inclk0     ; 2.546 ; 2.408 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MD1       ; inclk0     ; 1.914 ; 1.974 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI0       ; inclk0     ; 2.938 ; 2.812 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; MI1       ; inclk0     ; 2.332 ; 2.467 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ; 0.499 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; c0        ; inclk0     ;       ; 0.503 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; VELD      ; inclk0     ; 1.304 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ; 1.302 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ; 1.315 ;       ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELD      ; inclk0     ;       ; 1.333 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; VELI      ; inclk0     ;       ; 1.330 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
; c1        ; inclk0     ;       ; 1.344 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; locked        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VELD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VELI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MI1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; areset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk0                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; VELD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; VELI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; c0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; c1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH0[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; CH0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; CH0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; CH1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; CH1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; VELD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; VELI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; c0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; c1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH0[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; CH0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; CH0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; CH1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; CH1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VELD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VELI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MD0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MI0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MD1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; MI1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; c0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; c1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH0[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; CH0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; CH0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH1[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; CH1[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH1[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH1[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; CH1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1091     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1091     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 11 23:28:17 2024
Info: Command: quartus_sta ratatouille -c ratatouille
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ratatouille.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclk0 inclk0
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 75.00 -name {inst4|altpll_component|auto_generated|pll1|clk[1]} {inst4|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 996.108
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   996.108         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.357         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 inclk0 
    Info (332119):   499.745         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 996.554
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   996.554         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.818         0.000 inclk0 
    Info (332119):   499.743         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 997.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   997.735         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 inclk0 
    Info (332119):   499.781         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4613 megabytes
    Info: Processing ended: Mon Nov 11 23:28:21 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


