`timescale 1ns / 1ps

module regfile(
    input [3:0] instr,
    input [3:0] alu_out,
    output [3:0] alu_a_in,
    input en,
    input cllk
    );
endmodule
