Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Sun Jun 08 22:09:26 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   button_clk_IBUF
   datain<0>_IBUF
   datain<1>_IBUF
   datain<2>_IBUF
   datain<3>_IBUF
   datain<4>_IBUF
   datain<5>_IBUF
   datain<6>_IBUF
   datain<7>_IBUF


