--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Servo.twx Servo.ncd -o Servo.twr Servo.pcf -ucf
Servo_UCF.ucf

Design file:              Servo.ncd
Physical constraint file: Servo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<0>       |    4.556(R)|      SLOW  |   -1.050(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<1>       |    2.732(R)|      SLOW  |   -0.632(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    3.881(R)|      SLOW  |   -0.685(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    3.967(R)|      SLOW  |   -0.918(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<4>       |    3.653(R)|      SLOW  |   -0.979(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<5>       |    4.228(R)|      SLOW  |   -1.023(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    3.513(R)|      SLOW  |   -0.965(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<7>       |    2.946(R)|      SLOW  |   -1.142(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
PWM         |         8.822(R)|      SLOW  |         4.698(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.449|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 27 17:52:28 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



