0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sim_1/new/tb_mm_multiplier.v,1622112887,verilog,,,,tb_mm_multiplier,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sim_1/new/tb_mv_multiplier.v,1622107760,verilog,,,,tb_mv_multiplier,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v,1622087912,verilog,,C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sim_1/new/tb_mm_multiplier.v,,my_pe,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd,1622101747,vhdl,,,,floating_point_mac,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/new/mm_multiplier.v,1622110622,verilog,,C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v,,mm_multiplier,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/new/mv_multiplier.v,1622107471,verilog,,C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/imports/my_ip_repo/my_pe.v,,mv_multiplier,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/new/tb_vv_multiplier.v,1622102146,verilog,,,,tb_vv_multiplier,,,,,,,,
C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/new/vv_multiplier.v,1622102191,verilog,,C:/Users/lucetre/Documents/semester/21s-hardware-system-design/Project/Project_V0/my_ip_repo/mm_mul/mm_mul.srcs/sources_1/new/tb_vv_multiplier.v,,vv_multiplier,,,,,,,,
