

================================================================
== Vivado HLS Report for 'median_filter'
================================================================
* Date:           Wed Apr 27 03:51:52 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3x3-median-filter
* Solution:       median_filter
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.795|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     66|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      89|    170|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_159_p2           |     +    |      0|  0|  13|           4|           1|
    |j_fu_124_p2           |     +    |      0|  0|  15|           5|           2|
    |exitcond_i_fu_109_p2  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_1_i_fu_134_p2     |   icmp   |      0|  0|  11|           5|           1|
    |tmp_3_i_fu_145_p2     |   icmp   |      0|  0|  18|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  66|          50|          40|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  38|          7|    1|          7|
    |i_i_reg_83       |   9|          2|    4|          8|
    |j_0_in_i_reg_95  |   9|          2|    5|         10|
    |window_address0  |  33|          6|    4|         24|
    |window_d0        |  15|          3|   32|         96|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 104|         20|   46|        145|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |i_i_cast_reg_165       |   4|   0|    5|          1|
    |i_i_reg_83             |   4|   0|    4|          0|
    |j_0_in_i_cast_reg_189  |  32|   0|   32|          0|
    |j_0_in_i_reg_95        |   5|   0|    5|          0|
    |j_reg_194              |   5|   0|    5|          0|
    |key_reg_183            |  32|   0|   32|          0|
    |tmp_1_i_reg_199        |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  89|   0|   90|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | median_filter | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | median_filter | return value |
|ap_start         |  in |    1| ap_ctrl_hs | median_filter | return value |
|ap_done          | out |    1| ap_ctrl_hs | median_filter | return value |
|ap_idle          | out |    1| ap_ctrl_hs | median_filter | return value |
|ap_ready         | out |    1| ap_ctrl_hs | median_filter | return value |
|window_address0  | out |    4|  ap_memory |     window    |     array    |
|window_ce0       | out |    1|  ap_memory |     window    |     array    |
|window_we0       | out |    1|  ap_memory |     window    |     array    |
|window_d0        | out |   32|  ap_memory |     window    |     array    |
|window_q0        |  in |   32|  ap_memory |     window    |     array    |
|median           | out |   32|   ap_vld   |     median    |    pointer   |
|median_ap_vld    | out |    1|   ap_vld   |     median    |    pointer   |
+-----------------+-----+-----+------------+---------------+--------------+

