sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
1.680734
instruction cache misses l1

  l1 cache instruction misses                                58910000

