{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1360011413228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1360011413229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 04 12:56:53 2013 " "Processing started: Mon Feb 04 12:56:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1360011413229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1360011413229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1360011413229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1 1360011413667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "//psf/Home/Documents/cse141L/register_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360011413836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360011413836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360011413845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360011413845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "//psf/Home/Documents/cse141L/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360011413853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360011413853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/alu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/alu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "testbench/alu_test_bench.v" "" { Text "//psf/Home/Documents/cse141L/testbench/alu_test_bench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360011413861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360011413861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "//psf/Home/Documents/cse141L/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360011413869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360011413869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1360011413899 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(22) " "Verilog HDL Case Statement warning at ALU.v(22): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1360011413901 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_out ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): inferring latch(es) for variable \"temp_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1360011413902 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[0\] ALU.v(20) " "Inferred latch for \"temp_out\[0\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413903 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[1\] ALU.v(20) " "Inferred latch for \"temp_out\[1\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413903 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[2\] ALU.v(20) " "Inferred latch for \"temp_out\[2\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413903 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[3\] ALU.v(20) " "Inferred latch for \"temp_out\[3\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413904 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[4\] ALU.v(20) " "Inferred latch for \"temp_out\[4\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413904 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[5\] ALU.v(20) " "Inferred latch for \"temp_out\[5\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413904 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[6\] ALU.v(20) " "Inferred latch for \"temp_out\[6\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413904 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[7\] ALU.v(20) " "Inferred latch for \"temp_out\[7\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413904 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[8\] ALU.v(20) " "Inferred latch for \"temp_out\[8\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413904 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[9\] ALU.v(20) " "Inferred latch for \"temp_out\[9\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413904 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[10\] ALU.v(20) " "Inferred latch for \"temp_out\[10\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413904 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[11\] ALU.v(20) " "Inferred latch for \"temp_out\[11\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413905 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[12\] ALU.v(20) " "Inferred latch for \"temp_out\[12\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413905 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[13\] ALU.v(20) " "Inferred latch for \"temp_out\[13\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413905 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[14\] ALU.v(20) " "Inferred latch for \"temp_out\[14\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413910 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_out\[15\] ALU.v(20) " "Inferred latch for \"temp_out\[15\]\" at ALU.v(20)" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360011413910 "|ALU"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1360011414873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1360011414873 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "ALU.v" "" { Text "//psf/Home/Documents/cse141L/ALU.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1360011414976 "|ALU|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1360011414976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1360011414978 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1360011414978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1360011414978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1360011414978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1360011415010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 04 12:56:55 2013 " "Processing ended: Mon Feb 04 12:56:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1360011415010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1360011415010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1360011415010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1360011415010 ""}
