# Designed A CPU using ALTERA FPGA & Verilog HDL.
# This are the Full Instruction set of my CPU.
![Full Instruction Set](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/Pictures/Instruction_Set.JPG)
# [Click Here to See the Full Instruction Set](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/Program/instruction_set.txt)
# This are some instructions written by the user.
![User_Code](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/Pictures/ASM_Code.JPG)
# [Click Here to See the Full ASM Code](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/Program/Program_asm.txt)
# After converting this code to binary and put it into the EEPROM.
![EEPROM](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/FPGA%20EEPROM/EEPROM.jpg)
#It will start to execute.
# YouTube Link:- https://youtu.be/it-jdhMR7sY
# This is the Picture of the FPGA Board while it Executing this instructions.
![CPU 1](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/Pictures/FPGA_1.jpg)
![CPU 2](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/Pictures/FPGA_2.jpg)
# Data Port and Flag Register.
![LED_Display](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/FPGA%20EEPROM/LED_Display.jpg)
# This is the Full Circuit Configuration.
![Full_Circuit](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/FPGA%20EEPROM/Full_Board.jpg)
# [Please see the codes for better understanding.](https://github.com/shuvabratadey/FPGA-CPU-Design/blob/main/Program/CPU_Design.v)
