INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 14:28:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.539ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 2.785ns (38.880%)  route 4.378ns (61.120%))
  Logic Levels:           22  (CARRY4=13 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 5.100 - 4.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3784, unset)         1.384     1.384    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X72Y75         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDCE (Prop_fdce_C_Q)         0.259     1.643 f  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[1]/Q
                         net (fo=34, routed)          0.424     2.067    lsq3/handshake_lsq_lsq3_core/ldq_head_q[1]
    SLICE_X73Y76         LUT4 (Prop_lut4_I1_O)        0.043     2.110 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_8_q[5]_i_63/O
                         net (fo=6, routed)           0.561     2.671    lsq3/handshake_lsq_lsq3_core/p_0_in[9]
    SLICE_X70Y80         LUT4 (Prop_lut4_I3_O)        0.043     2.714 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_53/O
                         net (fo=1, routed)           0.000     2.714    lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_53_n_0
    SLICE_X70Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.970 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.970    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_21_n_0
    SLICE_X70Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.024 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.024    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_19_n_0
    SLICE_X70Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.078 r  lsq3/handshake_lsq_lsq3_core/ldq_valid_3_q_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     3.078    lsq3/handshake_lsq_lsq3_core/ldq_valid_3_q_reg_i_28_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.186 f  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_22/O[0]
                         net (fo=1, routed)           0.437     3.623    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[20]
    SLICE_X69Y81         LUT5 (Prop_lut5_I0_O)        0.123     3.746 r  lsq3/handshake_lsq_lsq3_core/ldq_valid_4_q_i_7/O
                         net (fo=34, routed)          0.321     4.066    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_port_request_prio_4_0
    SLICE_X67Y82         LUT4 (Prop_lut4_I1_O)        0.043     4.109 r  lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_5/O
                         net (fo=1, routed)           0.429     4.539    lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_5_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I2_O)        0.043     4.582 r  lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_3/O
                         net (fo=1, routed)           0.286     4.868    lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_3_n_0
    SLICE_X67Y87         LUT6 (Prop_lut6_I1_O)        0.043     4.911 r  lsq3/handshake_lsq_lsq3_core/dataReg[4]_i_1/O
                         net (fo=3, routed)           0.295     5.205    load0/data_tehb/control/D[4]
    SLICE_X71Y89         LUT3 (Prop_lut3_I0_O)        0.043     5.248 r  load0/data_tehb/control/result_carry__0_i_4/O
                         net (fo=1, routed)           0.286     5.535    addi1/result__93_carry__0_i_4[0]
    SLICE_X72Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     5.818 r  addi1/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.818    addi1/result_carry__0_n_0
    SLICE_X72Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.872 r  addi1/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.872    addi1/result_carry__1_n_0
    SLICE_X72Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.037 r  addi1/result_carry__2/O[1]
                         net (fo=2, routed)           0.410     6.447    load2/data_tehb/control/result__93_carry__2[1]
    SLICE_X71Y93         LUT4 (Prop_lut4_I0_O)        0.125     6.572 r  load2/data_tehb/control/result__93_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.572    addi1/stq_data_0_q_reg[15][1]
    SLICE_X71Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.839 r  addi1/result__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.839    addi1/result__93_carry__2_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.005 r  addi1/result__93_carry__3/O[1]
                         net (fo=3, routed)           0.397     7.402    buffer53/fifo/result[17]
    SLICE_X69Y96         LUT6 (Prop_lut6_I4_O)        0.123     7.525 r  buffer53/fifo/result_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000     7.525    addi7/stq_data_0_q_reg[19][1]
    SLICE_X69Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.792 r  addi7/result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.792    addi7/result_carry__3_n_0
    SLICE_X69Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.845 r  addi7/result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.845    addi7/result_carry__4_n_0
    SLICE_X69Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.898 r  addi7/result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.898    addi7/result_carry__5_n_0
    SLICE_X69Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117     8.015 r  addi7/result_carry__6/O[0]
                         net (fo=16, routed)          0.532     8.547    lsq2/handshake_lsq_lsq2_core/stq_data_0_q_reg[31]_0[28]
    SLICE_X70Y100        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3784, unset)         1.100     5.100    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X70Y100        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]/C
                         clock pessimism              0.013     5.113    
                         clock uncertainty           -0.035     5.078    
    SLICE_X70Y100        FDRE (Setup_fdre_C_D)       -0.070     5.008    lsq2/handshake_lsq_lsq2_core/stq_data_2_q_reg[28]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                 -3.539    




