window.__examLoadCallback({
  "title": "Digital_Logic - Digital_Logic — Slot 18 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Digital_Logic — Slot 18",
      "questions": [
        {
          "id": 1,
          "question": "<p>Consider the partial implementation of a 2-bit counter using T flip-flops following the sequence 0-2-3-\n1-0, as shown below. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q61_a3e4c9c5.jpg\"> <br> To complete the circuit, the input X should be <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Q2'</p>",
            "<b>B.</b> <p>Q2 + Q1</p>",
            "<b>C.</b> <p>\\((Q1\\oplus Q2)'\\)</p>",
            "<b>D.</b> <p>\\(Q1\\oplus Q2\\)</p>"
          ],
          "correct_answer": "<b>D.</b> <p>\\(Q1\\oplus Q2\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1056/gate2004-61#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>Consider a multiplexer with X and Y as data inputs and Z as control input. Z = 0 selects input X, and\nZ = 1 selects input Y. What are the connections required to realize the 2-variable Boolean function f=T+R, without using any additional hardware? <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>R to X, 1 to Y, T to Z</p>",
            "<b>B.</b> <p>T to X, R to Y, T to Z</p>",
            "<b>C.</b> <p>T to X, R to Y, 0 to Z</p>",
            "<b>D.</b> <p>R to X, 0 to Y, T to Z</p>"
          ],
          "correct_answer": "<b>A.</b> <p>R to X, 1 to Y, T to Z</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1055/gate2004-60#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>Which are the essential prime implicants of the following Boolean function? <br><br>\nf(a, b, c) = a'c + ac' + b'c <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>a'c and ac'</p>",
            "<b>B.</b> <p>a'c and b'c</p>",
            "<b>C.</b> <p>a'c only</p>",
            "<b>D.</b> <p>ac' and bc'</p>"
          ],
          "correct_answer": "<b>A.</b> <p>a'c and ac'</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1054/gate2004-59#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>A circuit outputs a digit in the form of 4 bits. 0 is represented by 0000, 1 by 0001,..., 9 by 1001. A\ncombinational circuit is to be designed which takes these 4 bits as input and outputs 1 if the digit \\(\\geq\\)5, and 0 otherwise. If only AND, OR and NOT gates may be used, what is the minimum number of gates required? <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>2</p>",
            "<b>B.</b> <p>3</p>",
            "<b>C.</b> <p>4</p>",
            "<b>D.</b> <p>5</p>"
          ],
          "correct_answer": "<b>B.</b> <p>3</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1053/gate2004-58#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>What is the result of evaluating the following two expressions using three-digit floating point\narithmetic with rounding? <br><br>\n(113. + - 111.) + 7.51 <br>\n113. + (- 111. + 7.51) <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>9.51 and 10.0 respectively</p>",
            "<b>B.</b> <p>10.0 and 9.51 respectively</p>",
            "<b>C.</b> <p>9.51 and 9.51 respectively</p>",
            "<b>D.</b> <p>10.0 and 10.0 respectively</p>"
          ],
          "correct_answer": "<b>A.</b> <p>9.51 and 10.0 respectively</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1025/gate2004-28#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>If \\(73_{x}\\) (in base-x number system) is equal to \\(54_{y}\\) (in base y-number system), the possible values of x\nand y are <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>8,16</p>",
            "<b>B.</b> <p>10,12</p>",
            "<b>C.</b> <p>9,13</p>",
            "<b>D.</b> <p>8,11</p>"
          ],
          "correct_answer": "<b>D.</b> <p>8,11</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1016/gate2004-19#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>In an SR latch made by cross-coupling two NAND gates, if both S and R inputs are set to 0, then it\nwill result in <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Q = 0, Q' = 1</p>",
            "<b>B.</b> <p>Q = 1, Q' = 0</p>",
            "<b>C.</b> <p>Q = 1, Q' = 1</p>",
            "<b>D.</b> <p>Indeterminate states</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Q = 1, Q' = 1</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1015/gate2004-18#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>A Boolean function x'y' + xy + x'y is equivalent <br><br><strong>(GATE CSE 2004)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>x'+y'</p>",
            "<b>B.</b> <p>x+y</p>",
            "<b>C.</b> <p>x+y'</p>",
            "<b>D.</b> <p>x'+y</p>"
          ],
          "correct_answer": "<b>D.</b> <p>x'+y</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/1014/gate2004-17#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>Consider the following circuit composed of XOR gates and non-inverting buffers <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q47_c9d66e82.jpg\"><br> The non-inverting buffers have delays \\(\\delta _{1}\\)= 2ns and \\(\\delta _{2}\\)= 4ns as shown in the\nfigure. Both XOR gates and al wires have zero delay. Assume that all gate inputs,\noutputs and wires are stable at logic level 0. If the following waveform is applied\nat input. A, how many transition (s) (change of logic levels) occur (s) at B during\nthe interval from 0 to 10 ns? <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q47a_f5dff2b0.jpg\"> <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>1</p>",
            "<b>B.</b> <p>2</p>",
            "<b>C.</b> <p>3</p>",
            "<b>D.</b> <p>4</p>"
          ],
          "correct_answer": "<b>D.</b> <p>4</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/29098/gate2003-47#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>Consider the ALU shown below <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q46_4fb5071c.jpg\"> <br> If the operands are in 2's complement representation, which of the following\noperations can be performed by suitably setting the control lines K and C0 only\n(+ and - denote addition and subtraction respectively)? <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>A + B, and A - B,but not A + 1</p>",
            "<b>B.</b> <p>A + B,and A + 1,but not A - B</p>",
            "<b>C.</b> <p>A + B,but not A - B,or A + 1</p>",
            "<b>D.</b> <p>A + B,and A - B,and A + 1</p>"
          ],
          "correct_answer": "<b>A.</b> <p>A + B, and A - B,but not A + 1</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/937/gate2003-46#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>The literal count of a Boolean Algebra is the sum of the number of times each\nliteral appears in the expression. <br>For example, the literal count of (xy + xz) is 4. <br>\nWhat are the minimum possible literal counts of the product-of-sum and sum-of product\nrepresentations respectively of the function given by the following\nkarnaugh map?\nHere, X denotes \"don't care\" <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q45_99ce3d1d.jpg\"> <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>(11,9)</p>",
            "<b>B.</b> <p>(9,13)</p>",
            "<b>C.</b> <p>(9,10)</p>",
            "<b>D.</b> <p>(11,11)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>(9,10)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/936/gate2003-45#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>A 1-input, 2-output synchronous sequential circuit behaves as follows. <br>\nLet \\(z_{k},n_{k}\\) denote the number of 0's and 1's respectively in initial k bits of the\ninput ( \\(z_{k}+n_{k}=k\\) ). The circuit outputs 00 until one of the following conditions holds.<br><br>\n1. \\(z_{k}-n_{k}=2\\). In this case, the output at the k -th and all subsequency clock ticks is 10.<br>\n2.  \\(n_{k}-z_{k}=2\\). In this case, the output at the k -th and all subsequent clock ticks is 01.<br><br>\nWhat in the minimum number of states required in the state transition graph of the above circuit? <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>5</p>",
            "<b>B.</b> <p>6</p>",
            "<b>C.</b> <p>7</p>",
            "<b>D.</b> <p>8</p>"
          ],
          "correct_answer": "<b>A.</b> <p>5</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/935/gate2003-44#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>The following is a scheme for floating point Number System using 16 bits. <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q43_dbca8292.jpg\"> <br> Let s,c and m be the number represented in binary in the sign, exponent, and\nmantissa fields respectively. Then the flouting point number represented id \\(\\left\\{\\begin{matrix} (-1)^{s}(1+m*2^{-9})2^{e-31}, &amp; if \\; the \\; exponent \\neq 111111 \\\\ 0&amp; otherwise \\end{matrix}\\right.\\)<br> What is the maximum difference between two successive real numbers representable in this system? <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(2^{-40}\\)</p>",
            "<b>B.</b> <p>\\(2^{-9}\\)</p>",
            "<b>C.</b> <p>\\(2^{22}\\)</p>",
            "<b>D.</b> <p>\\(2^{31}\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(2^{22}\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/934/gate2003-43#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>Consider the set {a, b, c} with binary operators + and x defined as follows :  <br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Digital_Logic\\q38_3260c26a.jpg\">  <br> For example, a + c = c, c + a = a, c x b = c and b x c = a. Given the following set of equations :<pre><code>\n(a x x) + (a x y) = c\n(b x x) + (c x y) = c</code></pre>\nThe number of solution(s) (i.e., pair(s) (x, y)) that satisfy the equations is : <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>0</p>",
            "<b>B.</b> <p>1</p>",
            "<b>C.</b> <p>2</p>",
            "<b>D.</b> <p>3</p>"
          ],
          "correct_answer": "<b>C.</b> <p>2</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/929/gate2003-38#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p>Consider an array multiplier for multiplying two n bit numbers. If each gate in\nthe circuit has a unit delay, the total delay of the multiplier is <br><br><strong>(GATE CSE 2003)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\Theta (1)\\)</p>",
            "<b>B.</b> <p>\\(\\Theta (log n)\\)</p>",
            "<b>C.</b> <p>\\(\\Theta (n)\\)</p>",
            "<b>D.</b> <p>\\(\\Theta (n^{2})\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(\\Theta (n)\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/902/gate2003-11#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
});
