#! /home/tarik/.linuxbrew/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x1f18500 .scope module, "ram256x8tb" "ram256x8tb" 2 5;
 .timescale -9 -10;
P_0x1ef2580 .param/l "BYTE" 0 2 9, C4<00>;
P_0x1ef25c0 .param/l "HALFWORD" 0 2 10, C4<01>;
P_0x1ef2600 .param/l "READ" 0 2 8, C4<1>;
P_0x1ef2640 .param/l "WORD" 0 2 11, C4<10>;
P_0x1ef2680 .param/l "WRITE" 0 2 7, C4<0>;
v0x1f38d10_0 .var "DaIn", 31 0;
v0x1f38df0_0 .net "DaOut", 31 0, v0x1f385f0_0;  1 drivers
v0x1f38ec0_0 .var "address", 7 0;
v0x1f38fc0_0 .var/i "code", 31 0;
v0x1f39060_0 .var "data", 7 0;
v0x1f39190_0 .var "enable", 0 0;
v0x1f39250_0 .var/i "fd", 31 0;
v0x1f39330_0 .var/i "i", 31 0;
v0x1f39410_0 .net "moc", 0 0, v0x1f38880_0;  1 drivers
v0x1f39540_0 .var "mv", 0 0;
v0x1f39610_0 .var "rw", 0 0;
v0x1f396e0_0 .var "typeData", 1 0;
S_0x1ef86b0 .scope module, "ram" "ram256x8" 2 26, 3 3 0, S_0x1f18500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn"
    .port_info 1 /OUTPUT 32 "DataOut"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /INPUT 8 "address"
    .port_info 4 /INPUT 1 "mv"
    .port_info 5 /OUTPUT 1 "moc"
    .port_info 6 /INPUT 2 "typeData"
v0x1ef8930_0 .net "DataIn", 31 0, v0x1f38d10_0;  1 drivers
v0x1f385f0_0 .var "DataOut", 31 0;
v0x1f386d0_0 .net "address", 7 0, v0x1f38ec0_0;  1 drivers
v0x1f387c0 .array "mem", 256 0, 7 0;
v0x1f38880_0 .var "moc", 0 0;
v0x1f38990_0 .net "mv", 0 0, v0x1f39540_0;  1 drivers
v0x1f38a50_0 .net "rw", 0 0, v0x1f39610_0;  1 drivers
v0x1f38b10_0 .net "typeData", 1 0, v0x1f396e0_0;  1 drivers
E_0x1ef9940 .event edge, v0x1f38990_0, v0x1f38a50_0;
    .scope S_0x1ef86b0;
T_0 ;
    %wait E_0x1ef9940;
    %load/vec4 v0x1f38a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1f38b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x1f386d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1f387c0, 4;
    %pad/u 32;
    %store/vec4 v0x1f385f0_0, 0, 32;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x1f386d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1f387c0, 4;
    %load/vec4 v0x1f386d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1f387c0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1f385f0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1f386d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1f387c0, 4;
    %load/vec4 v0x1f386d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1f387c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f386d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1f387c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1f386d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1f387c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1f385f0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f38880_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1f38b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x1ef8930_0;
    %pad/u 8;
    %load/vec4 v0x1f386d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x1f387c0, 4, 0;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x1ef8930_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1f386d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x1f387c0, 4, 0;
    %load/vec4 v0x1ef8930_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1f386d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x1f387c0, 4, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x1ef8930_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1f386d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x1f387c0, 4, 0;
    %load/vec4 v0x1ef8930_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1f386d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x1f387c0, 4, 0;
    %load/vec4 v0x1ef8930_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1f386d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x1f387c0, 4, 0;
    %load/vec4 v0x1ef8930_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1f386d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x1f387c0, 4, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f38880_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1f18500;
T_1 ;
    %vpi_func 2 30 "$fopen" 32, "IR.dat", "r" {0 0 0};
    %store/vec4 v0x1f39250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f39330_0, 0, 32;
T_1.0 ;
    %vpi_func 2 32 "$feof" 32, v0x1f39250_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %vpi_func 2 34 "$fscanf" 32, v0x1f39250_0, "%b", v0x1f39060_0 {0 0 0};
    %store/vec4 v0x1f38fc0_0, 0, 32;
    %load/vec4 v0x1f39060_0;
    %ix/getv/s 4, v0x1f39330_0;
    %store/vec4a v0x1f387c0, 4, 0;
    %load/vec4 v0x1f39330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f39330_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call/w 2 38 "$fclose", v0x1f39250_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f18500;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f38d10_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1f396e0_0, 0, 2;
    %vpi_call/w 2 48 "$display", "***=============Testing precharged memory=============***" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39610_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39190_0, 0, 1;
    %pushi/vec4 12, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x1f38ec0_0;
    %addi 4, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %load/vec4 v0x1f39190_0;
    %inv;
    %store/vec4 v0x1f39190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 59 "$display", "***=============Testing bytess=============***" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39190_0, 0, 1;
    %pushi/vec4 154, 0, 32;
    %store/vec4 v0x1f38d10_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1f396e0_0, 0, 2;
    %vpi_call/w 2 65 "$display", "=============Writing bytess=============" {0 0 0};
    %pushi/vec4 2, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f39190_0;
    %inv;
    %store/vec4 v0x1f39190_0, 0, 1;
    %load/vec4 v0x1f38ec0_0;
    %addi 2, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %load/vec4 v0x1f38d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f38d10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %vpi_call/w 2 74 "$display", "=============Readig bytess=============" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39610_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39190_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f39190_0;
    %inv;
    %store/vec4 v0x1f39190_0, 0, 1;
    %load/vec4 v0x1f38ec0_0;
    %addi 2, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %vpi_call/w 2 85 "$display", "***=============Testing halfwords=============***" {0 0 0};
    %vpi_call/w 2 86 "$display", "=============Writing halfwords=============" {0 0 0};
    %pushi/vec4 48830, 0, 32;
    %store/vec4 v0x1f38d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39610_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1f396e0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 2, 0, 32;
T_2.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.7, 5;
    %jmp/1 T_2.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f39190_0;
    %inv;
    %store/vec4 v0x1f39190_0, 0, 1;
    %load/vec4 v0x1f38ec0_0;
    %addi 2, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %load/vec4 v0x1f38d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f38d10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %jmp T_2.6;
T_2.7 ;
    %pop/vec4 1;
    %vpi_call/w 2 99 "$display", "=============Readig halfwords=============" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39610_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39190_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_2.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.9, 5;
    %jmp/1 T_2.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f39190_0;
    %inv;
    %store/vec4 v0x1f39190_0, 0, 1;
    %load/vec4 v0x1f38ec0_0;
    %addi 2, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %jmp T_2.8;
T_2.9 ;
    %pop/vec4 1;
    %vpi_call/w 2 110 "$display", "***=============Testing word=============***" {0 0 0};
    %vpi_call/w 2 111 "$display", "=============Writing words=============" {0 0 0};
    %pushi/vec4 3200171710, 0, 32;
    %store/vec4 v0x1f38d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39610_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1f396e0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 2, 0, 32;
T_2.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.11, 5;
    %jmp/1 T_2.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f39190_0;
    %inv;
    %store/vec4 v0x1f39190_0, 0, 1;
    %load/vec4 v0x1f38ec0_0;
    %addi 4, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %load/vec4 v0x1f38d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f38d10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %jmp T_2.10;
T_2.11 ;
    %pop/vec4 1;
    %vpi_call/w 2 124 "$display", "=============Readig words=============" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39610_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39190_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_2.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.13, 5;
    %jmp/1 T_2.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f39190_0;
    %inv;
    %store/vec4 v0x1f39190_0, 0, 1;
    %load/vec4 v0x1f38ec0_0;
    %addi 4, 0, 8;
    %store/vec4 v0x1f38ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f39540_0, 0, 1;
    %jmp T_2.12;
T_2.13 ;
    %pop/vec4 1;
    %vpi_call/w 2 135 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1f18500;
T_3 ;
    %vpi_call/w 2 138 "$monitor", $time, " At address=%h,DataIn=%h,DataOut=%h, rw=%b, typeData= %b, enable = %b", v0x1f38ec0_0, v0x1f38d10_0, v0x1f38df0_0, v0x1f39610_0, v0x1f396e0_0, v0x1f39190_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram256x8tb.v";
    "ram256x8.v";
