Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec 22 10:24:44 2023
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (61)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (61)
-------------------------------
 There are 61 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.805        0.000                      0                  118        0.052        0.000                      0                  118        2.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       60.639        0.000                      0                  118        0.179        0.000                      0                  118       32.052        0.000                       0                    63  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         76.909        0.000                      0                  118        0.179        0.000                      0                  118       40.190        0.000                       0                    63  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.805        0.000                      0                  118        0.052        0.000                      0                  118  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.805        0.000                      0                  118        0.052        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       60.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.639ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 63.640 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     3.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    63.640    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/C
                         clock pessimism              0.607    64.247    
                         clock uncertainty           -0.121    64.126    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    63.713    led_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         63.713    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 60.639    

Slack (MET) :             60.639ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 63.640 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     3.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    63.640    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[11]/C
                         clock pessimism              0.607    64.247    
                         clock uncertainty           -0.121    64.126    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    63.713    led_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         63.713    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 60.639    

Slack (MET) :             60.639ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 63.640 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     3.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    63.640    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[8]/C
                         clock pessimism              0.607    64.247    
                         clock uncertainty           -0.121    64.126    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    63.713    led_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         63.713    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 60.639    

Slack (MET) :             60.639ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 63.640 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     3.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    63.640    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[9]/C
                         clock pessimism              0.607    64.247    
                         clock uncertainty           -0.121    64.126    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    63.713    led_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         63.713    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 60.639    

Slack (MET) :             60.732ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 63.642 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    63.642    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/C
                         clock pessimism              0.607    64.249    
                         clock uncertainty           -0.121    64.128    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    63.715    led_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         63.715    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 60.732    

Slack (MET) :             60.732ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 63.642 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    63.642    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/C
                         clock pessimism              0.607    64.249    
                         clock uncertainty           -0.121    64.128    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    63.715    led_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         63.715    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 60.732    

Slack (MET) :             60.732ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 63.642 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    63.642    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/C
                         clock pessimism              0.607    64.249    
                         clock uncertainty           -0.121    64.128    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    63.715    led_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         63.715    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 60.732    

Slack (MET) :             60.732ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 63.642 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    63.642    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/C
                         clock pessimism              0.607    64.249    
                         clock uncertainty           -0.121    64.128    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    63.715    led_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         63.715    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 60.732    

Slack (MET) :             60.733ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.014%)  route 2.866ns (74.986%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 63.643 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.684    63.643    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C
                         clock pessimism              0.607    64.250    
                         clock uncertainty           -0.121    64.129    
    SLICE_X113Y89        FDRE (Setup_fdre_C_CE)      -0.413    63.716    led_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         63.716    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 60.733    

Slack (MET) :             60.780ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.956ns (25.348%)  route 2.816ns (74.652%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 63.640 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.663     2.933    led_cnt[0]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  led_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    63.640    ac_mclk_OBUF
    SLICE_X113Y85        FDRE                                         r  led_cnt_reg[4]/C
                         clock pessimism              0.607    64.247    
                         clock uncertainty           -0.121    64.126    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.413    63.713    led_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         63.713    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 60.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.630    -0.578    ac_mclk_OBUF
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.097    -0.340    shift_reg_reg_n_0_[12]
    SLICE_X110Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    shift_reg[13]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[13]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091    -0.474    shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.124%)  route 0.145ns (43.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.293    shift_reg_reg_n_0_[5]
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    shift_reg[6]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.895    -0.820    ac_mclk_OBUF
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[6]/C
                         clock pessimism              0.274    -0.547    
    SLICE_X109Y80        FDRE (Hold_fdre_C_D)         0.092    -0.455    shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 channel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.148    -0.431 f  channel_cnt_reg[2]/Q
                         net (fo=20, routed)          0.087    -0.343    channel_cnt_reg[2]
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.098    -0.245 r  shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    shift_reg[18]_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.897    -0.818    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/C
                         clock pessimism              0.240    -0.579    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.121    -0.458    shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.428%)  route 0.144ns (43.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  data_val_reg[14]/Q
                         net (fo=15, routed)          0.144    -0.294    data_val_reg_n_0_[14]
    SLICE_X110Y80        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    shift_reg[4]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.898    -0.817    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[4]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.092    -0.474    shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 shift_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  shift_reg_reg[22]/Q
                         net (fo=1, routed)           0.143    -0.272    shift_reg_reg_n_0_[22]
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.045    -0.227 r  shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    shift_reg[23]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.896    -0.819    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[23]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121    -0.459    shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.269    sample_cnt_reg_n_0_[0]
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.043    -0.226 r  sample_cnt[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    sample_cnt[2]
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.898    -0.817    ac_mclk_OBUF
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[2]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.107    -0.473    sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.609%)  route 0.155ns (45.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.630    -0.578    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           0.155    -0.282    shift_reg_reg_n_0_[29]
    SLICE_X110Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    shift_reg[30]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[30]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092    -0.486    shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.029%)  route 0.193ns (50.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X109Y81        FDRE                                         r  shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.193    -0.245    shift_reg_reg_n_0_[9]
    SLICE_X111Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.200 r  shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    shift_reg[10]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[10]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.092    -0.450    shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.163    -0.252    shift_reg_reg_n_0_[21]
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    shift_reg[22]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.896    -0.819    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121    -0.459    shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.627    -0.581    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.253    shift_reg_reg_n_0_[16]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    shift_reg[17]_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.895    -0.820    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/C
                         clock pessimism              0.240    -0.581    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121    -0.460    shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         65.104      62.949     BUFGCTRL_X0Y16   inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         65.104      63.855     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X111Y81    bclk_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y81    channel_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X108Y82    channel_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X108Y82    channel_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y81    channel_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X111Y81    counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X111Y81    counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X111Y81    data_val_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X111Y81    bclk_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X111Y81    bclk_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y81    channel_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y81    channel_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y82    channel_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y82    channel_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y82    channel_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y82    channel_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y81    channel_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y81    channel_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X111Y81    bclk_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X111Y81    bclk_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y81    channel_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y81    channel_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y82    channel_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y82    channel_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y82    channel_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y82    channel_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y81    channel_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y81    channel_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       76.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.909ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     3.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 76.909    

Slack (MET) :             76.909ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     3.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[11]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 76.909    

Slack (MET) :             76.909ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     3.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[8]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 76.909    

Slack (MET) :             76.909ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804     3.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[9]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                 76.909    

Slack (MET) :             77.002ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 79.918 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    79.918    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/C
                         clock pessimism              0.607    80.525    
                         clock uncertainty           -0.127    80.398    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    79.985    led_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         79.985    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 77.002    

Slack (MET) :             77.002ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 79.918 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    79.918    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/C
                         clock pessimism              0.607    80.525    
                         clock uncertainty           -0.127    80.398    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    79.985    led_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         79.985    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 77.002    

Slack (MET) :             77.002ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 79.918 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    79.918    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/C
                         clock pessimism              0.607    80.525    
                         clock uncertainty           -0.127    80.398    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    79.985    led_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         79.985    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 77.002    

Slack (MET) :             77.002ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 79.918 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    79.918    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/C
                         clock pessimism              0.607    80.525    
                         clock uncertainty           -0.127    80.398    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    79.985    led_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         79.985    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 77.002    

Slack (MET) :             77.003ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.014%)  route 2.866ns (74.986%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713     2.984    led_cnt[0]_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.684    79.919    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X113Y89        FDRE (Setup_fdre_C_CE)      -0.413    79.986    led_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 77.003    

Slack (MET) :             77.050ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.956ns (25.348%)  route 2.816ns (74.652%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131     0.748    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146     0.894 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022     1.916    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354     2.270 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.663     2.933    led_cnt[0]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  led_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y85        FDRE                                         r  led_cnt_reg[4]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 77.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.630    -0.578    ac_mclk_OBUF
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.097    -0.340    shift_reg_reg_n_0_[12]
    SLICE_X110Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    shift_reg[13]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[13]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091    -0.474    shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.124%)  route 0.145ns (43.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.293    shift_reg_reg_n_0_[5]
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    shift_reg[6]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.895    -0.820    ac_mclk_OBUF
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[6]/C
                         clock pessimism              0.274    -0.547    
    SLICE_X109Y80        FDRE (Hold_fdre_C_D)         0.092    -0.455    shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 channel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.148    -0.431 f  channel_cnt_reg[2]/Q
                         net (fo=20, routed)          0.087    -0.343    channel_cnt_reg[2]
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.098    -0.245 r  shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    shift_reg[18]_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.897    -0.818    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/C
                         clock pessimism              0.240    -0.579    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.121    -0.458    shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.428%)  route 0.144ns (43.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  data_val_reg[14]/Q
                         net (fo=15, routed)          0.144    -0.294    data_val_reg_n_0_[14]
    SLICE_X110Y80        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    shift_reg[4]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.898    -0.817    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[4]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.092    -0.474    shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 shift_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  shift_reg_reg[22]/Q
                         net (fo=1, routed)           0.143    -0.272    shift_reg_reg_n_0_[22]
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.045    -0.227 r  shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    shift_reg[23]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.896    -0.819    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[23]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121    -0.459    shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.269    sample_cnt_reg_n_0_[0]
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.043    -0.226 r  sample_cnt[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    sample_cnt[2]
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.898    -0.817    ac_mclk_OBUF
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[2]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.107    -0.473    sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.609%)  route 0.155ns (45.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.630    -0.578    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           0.155    -0.282    shift_reg_reg_n_0_[29]
    SLICE_X110Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    shift_reg[30]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[30]/C
                         clock pessimism              0.238    -0.578    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092    -0.486    shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.029%)  route 0.193ns (50.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X109Y81        FDRE                                         r  shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.193    -0.245    shift_reg_reg_n_0_[9]
    SLICE_X111Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.200 r  shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    shift_reg[10]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[10]/C
                         clock pessimism              0.274    -0.542    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.092    -0.450    shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.163    -0.252    shift_reg_reg_n_0_[21]
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    shift_reg[22]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.896    -0.819    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121    -0.459    shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.627    -0.581    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.253    shift_reg_reg_n_0_[16]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    shift_reg[17]_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.895    -0.820    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/C
                         clock pessimism              0.240    -0.581    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121    -0.460    shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X111Y81    bclk_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y81    channel_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X108Y82    channel_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X108Y82    channel_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y81    channel_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X111Y81    counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X111Y81    counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X111Y81    data_val_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X111Y81    bclk_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X111Y81    bclk_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y81    channel_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y81    channel_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y82    channel_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y82    channel_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y82    channel_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y82    channel_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y81    channel_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y81    channel_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X111Y81    bclk_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X111Y81    bclk_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y81    channel_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y81    channel_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y82    channel_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y82    channel_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y82    channel_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y82    channel_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y81    channel_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y81    channel_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 258.952 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804   247.215    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681   258.952    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/C
                         clock pessimism              0.607   259.559    
                         clock uncertainty           -0.127   259.433    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413   259.020    led_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        259.020    
                         arrival time                        -247.215    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 258.952 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804   247.215    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681   258.952    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[11]/C
                         clock pessimism              0.607   259.559    
                         clock uncertainty           -0.127   259.433    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413   259.020    led_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        259.020    
                         arrival time                        -247.215    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 258.952 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804   247.215    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681   258.952    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[8]/C
                         clock pessimism              0.607   259.559    
                         clock uncertainty           -0.127   259.433    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413   259.020    led_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        259.020    
                         arrival time                        -247.215    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 258.952 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804   247.215    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681   258.952    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[9]/C
                         clock pessimism              0.607   259.559    
                         clock uncertainty           -0.127   259.433    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413   259.020    led_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        259.020    
                         arrival time                        -247.215    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 258.954 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713   247.124    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683   258.954    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/C
                         clock pessimism              0.607   259.561    
                         clock uncertainty           -0.127   259.435    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413   259.022    led_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        259.022    
                         arrival time                        -247.124    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 258.954 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713   247.124    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683   258.954    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/C
                         clock pessimism              0.607   259.561    
                         clock uncertainty           -0.127   259.435    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413   259.022    led_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        259.022    
                         arrival time                        -247.124    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 258.954 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713   247.124    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683   258.954    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/C
                         clock pessimism              0.607   259.561    
                         clock uncertainty           -0.127   259.435    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413   259.022    led_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        259.022    
                         arrival time                        -247.124    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 258.954 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713   247.124    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683   258.954    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/C
                         clock pessimism              0.607   259.561    
                         clock uncertainty           -0.127   259.435    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413   259.022    led_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        259.022    
                         arrival time                        -247.124    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.899ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.014%)  route 2.866ns (74.986%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 258.955 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713   247.124    led_cnt[0]_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.684   258.955    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C
                         clock pessimism              0.607   259.562    
                         clock uncertainty           -0.127   259.436    
    SLICE_X113Y89        FDRE (Setup_fdre_C_CE)      -0.413   259.023    led_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        259.023    
                         arrival time                        -247.124    
  -------------------------------------------------------------------
                         slack                                 11.899    

Slack (MET) :             11.946ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.772ns  (logic 0.956ns (25.348%)  route 2.816ns (74.652%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 258.952 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 243.302 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   241.448 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854   243.302    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456   243.758 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131   244.889    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146   245.035 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022   246.057    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354   246.411 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.663   247.074    led_cnt[0]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  led_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   257.272 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681   258.952    ac_mclk_OBUF
    SLICE_X113Y85        FDRE                                         r  led_cnt_reg[4]/C
                         clock pessimism              0.607   259.559    
                         clock uncertainty           -0.127   259.433    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.413   259.020    led_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        259.020    
                         arrival time                        -247.074    
  -------------------------------------------------------------------
                         slack                                 11.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.630    -0.578    ac_mclk_OBUF
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.097    -0.340    shift_reg_reg_n_0_[12]
    SLICE_X110Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    shift_reg[13]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[13]/C
                         clock pessimism              0.251    -0.565    
                         clock uncertainty            0.127    -0.438    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091    -0.347    shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.124%)  route 0.145ns (43.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.293    shift_reg_reg_n_0_[5]
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    shift_reg[6]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.895    -0.820    ac_mclk_OBUF
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[6]/C
                         clock pessimism              0.274    -0.547    
                         clock uncertainty            0.127    -0.420    
    SLICE_X109Y80        FDRE (Hold_fdre_C_D)         0.092    -0.328    shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 channel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.148    -0.431 f  channel_cnt_reg[2]/Q
                         net (fo=20, routed)          0.087    -0.343    channel_cnt_reg[2]
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.098    -0.245 r  shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    shift_reg[18]_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.897    -0.818    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/C
                         clock pessimism              0.240    -0.579    
                         clock uncertainty            0.127    -0.452    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.121    -0.331    shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.428%)  route 0.144ns (43.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  data_val_reg[14]/Q
                         net (fo=15, routed)          0.144    -0.294    data_val_reg_n_0_[14]
    SLICE_X110Y80        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    shift_reg[4]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.898    -0.817    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[4]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.127    -0.439    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.092    -0.347    shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 shift_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  shift_reg_reg[22]/Q
                         net (fo=1, routed)           0.143    -0.272    shift_reg_reg_n_0_[22]
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.045    -0.227 r  shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    shift_reg[23]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.896    -0.819    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[23]/C
                         clock pessimism              0.240    -0.580    
                         clock uncertainty            0.127    -0.453    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121    -0.332    shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.269    sample_cnt_reg_n_0_[0]
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.043    -0.226 r  sample_cnt[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    sample_cnt[2]
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.898    -0.817    ac_mclk_OBUF
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[2]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.127    -0.453    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.107    -0.346    sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.609%)  route 0.155ns (45.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.630    -0.578    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           0.155    -0.282    shift_reg_reg_n_0_[29]
    SLICE_X110Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    shift_reg[30]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[30]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.127    -0.451    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092    -0.359    shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.029%)  route 0.193ns (50.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X109Y81        FDRE                                         r  shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.193    -0.245    shift_reg_reg_n_0_[9]
    SLICE_X111Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.200 r  shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    shift_reg[10]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[10]/C
                         clock pessimism              0.274    -0.542    
                         clock uncertainty            0.127    -0.415    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.092    -0.323    shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.163    -0.252    shift_reg_reg_n_0_[21]
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    shift_reg[22]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.896    -0.819    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/C
                         clock pessimism              0.240    -0.580    
                         clock uncertainty            0.127    -0.453    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121    -0.332    shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.627    -0.581    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.253    shift_reg_reg_n_0_[16]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    shift_reg[17]_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.895    -0.820    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/C
                         clock pessimism              0.240    -0.581    
                         clock uncertainty            0.127    -0.454    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121    -0.333    shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804    68.178    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                         -68.178    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804    68.178    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[11]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                         -68.178    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804    68.178    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[8]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                         -68.178    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.912ns  (logic 0.956ns (24.435%)  route 2.956ns (75.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.804    68.178    led_cnt[0]_i_1_n_0
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[9]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y86        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                         -68.178    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 79.918 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713    68.088    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    79.918    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/C
                         clock pessimism              0.607    80.525    
                         clock uncertainty           -0.127    80.398    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    79.985    led_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         79.985    
                         arrival time                         -68.088    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 79.918 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713    68.088    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    79.918    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/C
                         clock pessimism              0.607    80.525    
                         clock uncertainty           -0.127    80.398    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    79.985    led_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         79.985    
                         arrival time                         -68.088    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 79.918 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713    68.088    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    79.918    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/C
                         clock pessimism              0.607    80.525    
                         clock uncertainty           -0.127    80.398    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    79.985    led_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         79.985    
                         arrival time                         -68.088    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.015%)  route 2.866ns (74.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 79.918 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713    68.088    led_cnt[0]_i_1_n_0
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.683    79.918    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/C
                         clock pessimism              0.607    80.525    
                         clock uncertainty           -0.127    80.398    
    SLICE_X113Y88        FDRE (Setup_fdre_C_CE)      -0.413    79.985    led_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         79.985    
                         arrival time                         -68.088    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.822ns  (logic 0.956ns (25.014%)  route 2.866ns (74.986%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 79.919 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.713    68.088    led_cnt[0]_i_1_n_0
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.684    79.919    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C
                         clock pessimism              0.607    80.526    
                         clock uncertainty           -0.127    80.399    
    SLICE_X113Y89        FDRE (Setup_fdre_C_CE)      -0.413    79.986    led_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         79.986    
                         arrival time                         -68.088    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.946ns  (required time - arrival time)
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.772ns  (logic 0.956ns (25.348%)  route 2.816ns (74.652%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 79.916 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( 64.266 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    62.412 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    64.266    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    64.722 r  bclk_int_reg/Q
                         net (fo=4, routed)           1.131    65.853    ac_bclk_OBUF
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.146    65.999 f  sample_cnt[2]_i_3/O
                         net (fo=31, routed)          1.022    67.021    sample_cnt[2]_i_3_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I3_O)        0.354    67.375 r  led_cnt[0]_i_1/O
                         net (fo=21, routed)          0.663    68.037    led_cnt[0]_i_1_n_0
    SLICE_X113Y85        FDRE                                         r  led_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.235 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.681    79.916    ac_mclk_OBUF
    SLICE_X113Y85        FDRE                                         r  led_cnt_reg[4]/C
                         clock pessimism              0.607    80.523    
                         clock uncertainty           -0.127    80.396    
    SLICE_X113Y85        FDRE (Setup_fdre_C_CE)      -0.413    79.983    led_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         79.983    
                         arrival time                         -68.037    
  -------------------------------------------------------------------
                         slack                                 11.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.630    -0.578    ac_mclk_OBUF
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.097    -0.340    shift_reg_reg_n_0_[12]
    SLICE_X110Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    shift_reg[13]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[13]/C
                         clock pessimism              0.251    -0.565    
                         clock uncertainty            0.127    -0.438    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091    -0.347    shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.124%)  route 0.145ns (43.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.145    -0.293    shift_reg_reg_n_0_[5]
    SLICE_X109Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    shift_reg[6]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.895    -0.820    ac_mclk_OBUF
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[6]/C
                         clock pessimism              0.274    -0.547    
                         clock uncertainty            0.127    -0.420    
    SLICE_X109Y80        FDRE (Hold_fdre_C_D)         0.092    -0.328    shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 channel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.148    -0.431 f  channel_cnt_reg[2]/Q
                         net (fo=20, routed)          0.087    -0.343    channel_cnt_reg[2]
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.098    -0.245 r  shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    shift_reg[18]_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.897    -0.818    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/C
                         clock pessimism              0.240    -0.579    
                         clock uncertainty            0.127    -0.452    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.121    -0.331    shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.428%)  route 0.144ns (43.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  data_val_reg[14]/Q
                         net (fo=15, routed)          0.144    -0.294    data_val_reg_n_0_[14]
    SLICE_X110Y80        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    shift_reg[4]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.898    -0.817    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[4]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.127    -0.439    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.092    -0.347    shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 shift_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  shift_reg_reg[22]/Q
                         net (fo=1, routed)           0.143    -0.272    shift_reg_reg_n_0_[22]
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.045    -0.227 r  shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    shift_reg[23]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.896    -0.819    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[23]/C
                         clock pessimism              0.240    -0.580    
                         clock uncertainty            0.127    -0.453    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121    -0.332    shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.269    sample_cnt_reg_n_0_[0]
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.043    -0.226 r  sample_cnt[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    sample_cnt[2]
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.898    -0.817    ac_mclk_OBUF
    SLICE_X111Y80        FDRE                                         r  sample_cnt_reg[2]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.127    -0.453    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.107    -0.346    sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.609%)  route 0.155ns (45.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.630    -0.578    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           0.155    -0.282    shift_reg_reg_n_0_[29]
    SLICE_X110Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    shift_reg[30]_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X110Y82        FDRE                                         r  shift_reg_reg[30]/C
                         clock pessimism              0.238    -0.578    
                         clock uncertainty            0.127    -0.451    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.092    -0.359    shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.029%)  route 0.193ns (50.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X109Y81        FDRE                                         r  shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.193    -0.245    shift_reg_reg_n_0_[9]
    SLICE_X111Y82        LUT5 (Prop_lut5_I0_O)        0.045    -0.200 r  shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    shift_reg[10]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.900    -0.815    ac_mclk_OBUF
    SLICE_X111Y82        FDRE                                         r  shift_reg_reg[10]/C
                         clock pessimism              0.274    -0.542    
                         clock uncertainty            0.127    -0.415    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.092    -0.323    shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.163    -0.252    shift_reg_reg_n_0_[21]
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    shift_reg[22]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.896    -0.819    ac_mclk_OBUF
    SLICE_X108Y81        FDRE                                         r  shift_reg_reg[22]/C
                         clock pessimism              0.240    -0.580    
                         clock uncertainty            0.127    -0.453    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121    -0.332    shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.627    -0.581    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.253    shift_reg_reg_n_0_[16]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.208 r  shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    shift_reg[17]_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.895    -0.820    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/C
                         clock pessimism              0.240    -0.581    
                         clock uncertainty            0.127    -0.454    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121    -0.333    shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.124    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.511ns  (logic 5.119ns (53.822%)  route 4.392ns (46.178%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.031     3.499    sw_IBUF[0]
    SLICE_X113Y80        LUT3 (Prop_lut3_I2_O)        0.124     3.623 r  ac_pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.360     5.983    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     9.511 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     9.511    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.520ns (53.705%)  route 1.310ns (46.295%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=1, routed)           0.677     0.924    ac_recdat_IBUF
    SLICE_X113Y80        LUT3 (Prop_lut3_I1_O)        0.045     0.969 r  ac_pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.633     1.602    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     2.830 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.830    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    42.165 f  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    43.450    inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    35.691 f  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    37.897    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    37.998 f  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          3.166    41.164    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    44.692 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    44.692    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.412ns  (logic 4.107ns (55.412%)  route 3.305ns (44.588%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.853    -0.839    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  shift_reg_reg[31]/Q
                         net (fo=1, routed)           0.945     0.561    out_data
    SLICE_X113Y80        LUT3 (Prop_lut3_I0_O)        0.124     0.685 r  ac_pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.360     3.046    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     6.573 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.573    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 3.997ns (58.960%)  route 2.782ns (41.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.853    -0.839    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  lrclk_int_reg/Q
                         net (fo=3, routed)           2.782     2.399    ac_reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     5.940 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.940    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 3.997ns (63.543%)  route 2.293ns (36.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           2.293     1.911    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541     5.453 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.453    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.204ns  (logic 4.035ns (65.041%)  route 2.169ns (34.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.853    -0.839    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  lrclk_int_reg/Q
                         net (fo=3, routed)           2.169     1.786    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.365 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.365    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 4.037ns (65.568%)  route 2.120ns (34.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.863    -0.829    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  led_cnt_reg[20]/Q
                         net (fo=2, routed)           2.120     1.747    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.328 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.328    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.422ns (72.557%)  route 0.538ns (27.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.634    -0.574    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  led_cnt_reg[20]/Q
                         net (fo=2, routed)           0.538     0.105    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     1.387 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.387    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.421ns (71.084%)  route 0.578ns (28.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  lrclk_int_reg/Q
                         net (fo=3, routed)           0.578     0.139    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.419 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.419    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.383ns (69.033%)  route 0.620ns (30.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  bclk_int_reg/Q
                         net (fo=4, routed)           0.620     0.183    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.425 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.425    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.383ns (62.232%)  route 0.839ns (37.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  lrclk_int_reg/Q
                         net (fo=3, routed)           0.839     0.401    ac_reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.643 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.643    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.414ns (59.617%)  route 0.958ns (40.383%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[31]/Q
                         net (fo=1, routed)           0.325    -0.114    out_data
    SLICE_X113Y80        LUT3 (Prop_lut3_I0_O)        0.045    -0.069 r  ac_pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.633     0.564    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.793 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.793    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     32.552    32.552 f  
    K17                                               0.000    32.552 f  sysclk (IN)
                         net (fo=0)                   0.000    32.552    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    34.027 f  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.312    inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    27.553 f  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    29.759    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    29.860 f  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          3.166    33.026    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    36.554 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    36.554    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.412ns  (logic 4.107ns (55.412%)  route 3.305ns (44.588%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.853    -0.839    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  shift_reg_reg[31]/Q
                         net (fo=1, routed)           0.945     0.561    out_data
    SLICE_X113Y80        LUT3 (Prop_lut3_I0_O)        0.124     0.685 r  ac_pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.360     3.046    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     6.573 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.573    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 3.997ns (58.960%)  route 2.782ns (41.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.853    -0.839    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  lrclk_int_reg/Q
                         net (fo=3, routed)           2.782     2.399    ac_reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     5.940 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.940    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 3.997ns (63.543%)  route 2.293ns (36.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.854    -0.838    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456    -0.382 r  bclk_int_reg/Q
                         net (fo=4, routed)           2.293     1.911    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541     5.453 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.453    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.204ns  (logic 4.035ns (65.041%)  route 2.169ns (34.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.853    -0.839    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.456    -0.383 r  lrclk_int_reg/Q
                         net (fo=3, routed)           2.169     1.786    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.365 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.365    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 4.037ns (65.568%)  route 2.120ns (34.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.863    -0.829    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  led_cnt_reg[20]/Q
                         net (fo=2, routed)           2.120     1.747    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.328 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.328    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.422ns (72.557%)  route 0.538ns (27.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.634    -0.574    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  led_cnt_reg[20]/Q
                         net (fo=2, routed)           0.538     0.105    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     1.387 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.387    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.421ns (71.084%)  route 0.578ns (28.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  lrclk_int_reg/Q
                         net (fo=3, routed)           0.578     0.139    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.419 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.419    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.383ns (69.033%)  route 0.620ns (30.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.629    -0.579    ac_mclk_OBUF
    SLICE_X111Y81        FDRE                                         r  bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  bclk_int_reg/Q
                         net (fo=4, routed)           0.620     0.183    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.425 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.425    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.383ns (62.232%)  route 0.839ns (37.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  lrclk_int_reg/Q
                         net (fo=3, routed)           0.839     0.401    ac_reclrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.643 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.643    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.414ns (59.617%)  route 0.958ns (40.383%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.628    -0.580    ac_mclk_OBUF
    SLICE_X110Y80        FDRE                                         r  shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  shift_reg_reg[31]/Q
                         net (fo=1, routed)           0.325    -0.114    out_data
    SLICE_X113Y80        LUT3 (Prop_lut3_I0_O)        0.045    -0.069 r  ac_pbdat_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.633     0.564    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.793 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.793    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    K17                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    26.475 f  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    27.760    inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    20.001 f  inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    22.207    inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    22.308 f  inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    24.288    inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.308 f  inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            channel_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            channel_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lrclk_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 1.489ns (24.491%)  route 4.590ns (75.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.590     6.079    rst_IBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.489ns (25.653%)  route 4.315ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.315     5.804    rst_IBUF
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.672    -1.473    ac_mclk_OBUF
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.489ns (25.653%)  route 4.315ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.315     5.804    rst_IBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.672    -1.473    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.489ns (25.653%)  route 4.315ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.315     5.804    rst_IBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.672    -1.473    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.489ns (25.653%)  route 4.315ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.315     5.804    rst_IBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.672    -1.473    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.257ns (21.873%)  route 0.917ns (78.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.917     1.173    rst_IBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.257ns (20.746%)  route 0.980ns (79.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.980     1.237    rst_IBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.257ns (20.746%)  route 0.980ns (79.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.980     1.237    rst_IBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.257ns (20.746%)  route 0.980ns (79.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.980     1.237    rst_IBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.257ns (20.746%)  route 0.980ns (79.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.980     1.237    rst_IBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.257ns (19.729%)  route 1.044ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.044     1.301    rst_IBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.904    -0.811    ac_mclk_OBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.257ns (19.729%)  route 1.044ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.044     1.301    rst_IBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.904    -0.811    ac_mclk_OBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.257ns (19.729%)  route 1.044ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.044     1.301    rst_IBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.904    -0.811    ac_mclk_OBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.257ns (19.729%)  route 1.044ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.044     1.301    rst_IBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.904    -0.811    ac_mclk_OBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.257ns (18.807%)  route 1.108ns (81.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.108     1.365    rst_IBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.903    -0.812    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            channel_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            channel_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  channel_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.083ns  (logic 1.489ns (24.475%)  route 4.594ns (75.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.594     6.083    rst_IBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X108Y82        FDRE                                         r  shift_reg_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lrclk_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 1.489ns (24.491%)  route 4.590ns (75.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.590     6.079    rst_IBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.675    -1.470    ac_mclk_OBUF
    SLICE_X113Y80        FDRE                                         r  lrclk_int_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.489ns (25.653%)  route 4.315ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.315     5.804    rst_IBUF
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.672    -1.473    ac_mclk_OBUF
    SLICE_X109Y80        FDRE                                         r  shift_reg_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.489ns (25.653%)  route 4.315ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.315     5.804    rst_IBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.672    -1.473    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.489ns (25.653%)  route 4.315ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.315     5.804    rst_IBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.672    -1.473    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            shift_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 1.489ns (25.653%)  route 4.315ns (74.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_IBUF_inst/O
                         net (fo=62, routed)          4.315     5.804    rst_IBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.672    -1.473    ac_mclk_OBUF
    SLICE_X108Y80        FDRE                                         r  shift_reg_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.257ns (21.873%)  route 0.917ns (78.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.917     1.173    rst_IBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y89        FDRE                                         r  led_cnt_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.257ns (20.746%)  route 0.980ns (79.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.980     1.237    rst_IBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.257ns (20.746%)  route 0.980ns (79.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.980     1.237    rst_IBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.257ns (20.746%)  route 0.980ns (79.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.980     1.237    rst_IBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.257ns (20.746%)  route 0.980ns (79.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          0.980     1.237    rst_IBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.906    -0.809    ac_mclk_OBUF
    SLICE_X113Y88        FDRE                                         r  led_cnt_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.257ns (19.729%)  route 1.044ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.044     1.301    rst_IBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.904    -0.811    ac_mclk_OBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.257ns (19.729%)  route 1.044ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.044     1.301    rst_IBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.904    -0.811    ac_mclk_OBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.257ns (19.729%)  route 1.044ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.044     1.301    rst_IBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.904    -0.811    ac_mclk_OBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.257ns (19.729%)  route 1.044ns (80.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.044     1.301    rst_IBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.904    -0.811    ac_mclk_OBUF
    SLICE_X113Y87        FDRE                                         r  led_cnt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.257ns (18.807%)  route 1.108ns (81.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rst_IBUF_inst/O
                         net (fo=62, routed)          1.108     1.365    rst_IBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  inst_new_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.903    -0.812    ac_mclk_OBUF
    SLICE_X113Y86        FDRE                                         r  led_cnt_reg[10]/C





