--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab6_experiment2.twx lab6_experiment2.ncd -o
lab6_experiment2.twr lab6_experiment2.pcf -ucf lab6_experiment2.ucf

Design file:              lab6_experiment2.ncd
Physical constraint file: lab6_experiment2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
hexD<0>        |sseg<0>        |    7.145|
hexD<0>        |sseg<1>        |    7.358|
hexD<0>        |sseg<2>        |    7.116|
hexD<0>        |sseg<3>        |    7.376|
hexD<0>        |sseg<4>        |    7.782|
hexD<0>        |sseg<5>        |    7.790|
hexD<0>        |sseg<6>        |    7.489|
hexD<1>        |sseg<0>        |    8.333|
hexD<1>        |sseg<1>        |    8.611|
hexD<1>        |sseg<2>        |    8.304|
hexD<1>        |sseg<3>        |    8.574|
hexD<1>        |sseg<4>        |    8.456|
hexD<1>        |sseg<5>        |    8.469|
hexD<1>        |sseg<6>        |    8.622|
hexD<2>        |sseg<0>        |    8.174|
hexD<2>        |sseg<1>        |    8.412|
hexD<2>        |sseg<2>        |    8.145|
hexD<2>        |sseg<3>        |    8.248|
hexD<2>        |sseg<4>        |    8.119|
hexD<2>        |sseg<5>        |    8.092|
hexD<2>        |sseg<6>        |    8.354|
hexD<3>        |sseg<0>        |    8.011|
hexD<3>        |sseg<1>        |    8.284|
hexD<3>        |sseg<2>        |    7.982|
hexD<3>        |sseg<3>        |    8.073|
hexD<3>        |sseg<4>        |    9.247|
hexD<3>        |sseg<5>        |    9.195|
hexD<3>        |sseg<6>        |    8.148|
---------------+---------------+---------+


Analysis completed Tue Feb 27 10:07:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



