`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: Orion Technologies LLC
// Engineer: Vivin Rane
// 
// Create Date:    07/31/2015 
// Design Name: 
// Module Name:    Power Module
// Project Name: 
// Target Devices: Altera EPM570T144I5
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module c_output(
 input clk,
 output [6:0] o_cathode,  // Display 
 output [3:0] o_anode,	// Display 
  );



reg [3:0] st_rg;
reg [3:0] no_rg; 

//md_clk=clk/(10*exp(6));
//sl_clk=clk/(10*exp(8));
	
always @(st_rg, no_rg)
begin
st_nxt=st_rg;
no_nxt=no_rg;
	
	case(st_rg)
	d0: begin
		
	end
	
	d1: begin
		
	end
	
	d2: begin
		
	end
	
	d3: begin
		
	end
	endcase
end

// Display selection
always @(posedge clk)
begin
	case(no_rg)
	/*
	for i=0 to 9
	for j=0 to 9
	for k=0 to 9
	for no_rg = 0 to 100
	no_rg: begin hd =i; tn = j; on = k; end
	end
	end
	end
	*/
	
	0:  begin hd =0; tn = 0; on = 0; end  
	1:  begin hd =0; tn = 0; on = 1; end
	2:  begin hd =0; tn = 0; on = 2; end
	3:  begin hd =0; tn = 0; on = 3; end
	4:  begin hd =0; tn = 0; on = 4; end
	5:  begin hd =0; tn = 0; on = 5; end
	6:  begin hd =0; tn = 0; on = 6; end
	7:  begin hd =0; tn = 0; on = 7; end
	8:  begin hd =0; tn = 0; on = 8; end
	9:  begin hd =0; tn = 0; on = 9; end
	10: begin hd =0; tn = 1; on = 0; end
	11: begin hd =0; tn = 1; on = 1; end
	12: begin hd =0; tn = 1; on = 2; end
	13: begin hd =0; tn = 1; on = 3; end
	14: begin hd =0; tn = 1; on = 4; end
	15: begin hd =0; tn = 1; on = 5; end
	16: begin hd =0; tn = 1; on = 6; end  
	17: begin hd =0; tn = 1; on = 7; end
	18: begin hd =0; tn = 1; on = 8; end
	19: begin hd =0; tn = 1; on = 9; end
	20: begin hd =0; tn = 2; on = 0; end
	21: begin hd =0; tn = 2; on = 1; end
	22: begin hd =0; tn = 2; on = 2; end
	23: begin hd =0; tn = 2; on = 3; end
	24: begin hd =0; tn = 2; on = 4; end
	25: begin hd =0; tn = 2; on = 5; end
	26: begin hd =0; tn = 2; on = 6; end
	27: begin hd =0; tn = 2; on = 7; end
	28: begin hd =0; tn = 2; on = 8; end
	29: begin hd =0; tn = 2; on = 9; end
	30: begin hd =0; tn = 3; on = 0; end
	31: begin hd =0; tn = 3; on = 1; end
	32: begin hd =0; tn = 3; on = 2; end  
	33: begin hd =0; tn = 3; on = 3; end
	34: begin hd =0; tn = 3; on = 4; end
	35: begin hd =0; tn = 3; on = 5; end
	36: begin hd =0; tn = 3; on = 6; end
	37: begin hd =0; tn = 3; on = 7; end
	38: begin hd =0; tn = 3; on = 8; end
	39: begin hd =0; tn = 3; on = 9; end
	40: begin hd =0; tn = 4; on = 0; end
	41: begin hd =0; tn = 4; on = 1; end
	42: begin hd =0; tn = 4; on = 2; end
	43: begin hd =0; tn = 4; on = 3; end
	44: begin hd =0; tn = 4; on = 4; end
	45: begin hd =0; tn = 4; on = 5; end
	46: begin hd =0; tn = 4; on = 6; end
	47: begin hd =0; tn = 4; on = 7; end
	48: begin hd =0; tn = 4; on = 8; end  
	49: begin hd =0; tn = 4; on = 9; end
	50: begin hd =0; tn = 5; on = 0; end
	51: begin hd =0; tn = 5; on = 1; end
	52: begin hd =0; tn = 5; on = 2; end
	53: begin hd =0; tn = 5; on = 3; end
	54: begin hd =0; tn = 5; on = 4; end
	55: begin hd =0; tn = 5; on = 5; end
	56: begin hd =0; tn = 5; on = 6; end
	57: begin hd =0; tn = 5; on = 7; end
	58: begin hd =0; tn = 5; on = 8; end
	59: begin hd =0; tn = 5; on = 9; end
	60: begin hd =0; tn = 6; on = 0; end
	61: begin hd =0; tn = 6; on = 1; end
	62: begin hd =0; tn = 6; on = 2; end
	63: begin hd =0; tn = 6; on = 3; end
	64: begin hd =0; tn = 6; on = 4; end  
	65: begin hd =0; tn = 6; on = 5; end
	66: begin hd =0; tn = 6; on = 6; end
	67: begin hd =0; tn = 6; on = 7; end
	68: begin hd =0; tn = 6; on = 8; end
	69: begin hd =0; tn = 6; on = 9; end
	70: begin hd =0; tn = 7; on = 0; end
	71: begin hd =0; tn = 7; on = 1; end
	72: begin hd =0; tn = 7; on = 2; end
	73: begin hd =0; tn = 7; on = 3; end
	74: begin hd =0; tn = 7; on = 4; end
	75: begin hd =0; tn = 7; on = 5; end
	76: begin hd =0; tn = 7; on = 6; end
	77: begin hd =0; tn = 7; on = 7; end
	78: begin hd =0; tn = 7; on = 8; end
	79: begin hd =0; tn = 7; on = 9; end
	80: begin hd =0; tn = 8; on = 0; end  
	81: begin hd =0; tn = 8; on = 1; end
	82: begin hd =0; tn = 8; on = 2; end
	83: begin hd =0; tn = 8; on = 3; end
	84: begin hd =0; tn = 8; on = 4; end
	85: begin hd =0; tn = 8; on = 5; end
	86: begin hd =0; tn = 8; on = 6; end
	87: begin hd =0; tn = 8; on = 7; end
	88: begin hd =0; tn = 8; on = 8; end
	89: begin hd =0; tn = 8; on = 9; end
	90: begin hd =0; tn = 9; on = 0; end
	91: begin hd =0; tn = 9; on = 1; end
	92: begin hd =0; tn = 9; on = 2; end
	93: begin hd =0; tn = 9; on = 3; end
	94: begin hd =0; tn = 9; on = 4; end
	95: begin hd =0; tn = 9; on = 5; end
	96: begin hd =0; tn = 9; on = 6; end  
	97: begin hd =0; tn = 9; on = 7; end
	98: begin hd =0; tn = 9; on = 8; end
	99: begin hd =0; tn = 9; on = 9; end
   100: begin hd =1; tn = 0; on = 0; end
	
		
	endcase
end

//Anode data
always @(posedge md_clk)  
begin
	case(o_anode)
	4'b1101: o_anode = 4'b1110;
	4'b1110: o_anode = 4'b1101;
	4'b1111: o_anode = 4'b1101;
	default: o_anode = 4'b1111;
	endcase
	
	case(o_anode)
	4'b1101: ct = tn;
	4'b1110: ct = on;
	4'b1111: ct = hd;
	endcase
end

//Cathode data
always @(posedge md_clk)
begin
	case(ct)
	0: o_cathode =7'b0000001;  
	1: o_cathode =7'b1001111;
	2: o_cathode =7'b0010010;
	3: o_cathode =7'b0000110;
	4: o_cathode =7'b1001100;
	5: o_cathode =7'b0100100;
	6: o_cathode =7'b0100000;
	7: o_cathode =7'b0001101;
	8: o_cathode =7'b0000000;
	9: o_cathode =7'b0000100;
	default: o_cathode =8'b11111111;
	endcase
end
endmodule
