#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.220
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.481
new_n3136.in[1] (.names)                                                                                                              0.769    10.249
new_n3136.out[0] (.names)                                                                                                             0.235    10.484
new_n3156.in[0] (.names)                                                                                                              0.472    10.957
new_n3156.out[0] (.names)                                                                                                             0.261    11.218
new_n3155.in[5] (.names)                                                                                                              0.466    11.684
new_n3155.out[0] (.names)                                                                                                             0.261    11.945
new_n3153_1.in[1] (.names)                                                                                                            0.476    12.420
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.655
new_n3194_1.in[3] (.names)                                                                                                            0.475    13.130
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.391
new_n3219_1.in[5] (.names)                                                                                                            0.100    13.491
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.752
new_n3210.in[2] (.names)                                                                                                              0.617    14.369
new_n3210.out[0] (.names)                                                                                                             0.261    14.630
n433.in[3] (.names)                                                                                                                   0.100    14.730
n433.out[0] (.names)                                                                                                                  0.235    14.965
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    14.965
data arrival time                                                                                                                              14.965

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.965
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.988


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.220
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.481
new_n3136.in[1] (.names)                                                                                                              0.769    10.249
new_n3136.out[0] (.names)                                                                                                             0.235    10.484
new_n3156.in[0] (.names)                                                                                                              0.472    10.957
new_n3156.out[0] (.names)                                                                                                             0.261    11.218
new_n3155.in[5] (.names)                                                                                                              0.466    11.684
new_n3155.out[0] (.names)                                                                                                             0.261    11.945
new_n3153_1.in[1] (.names)                                                                                                            0.476    12.420
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.655
new_n3194_1.in[3] (.names)                                                                                                            0.475    13.130
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.391
new_n3219_1.in[5] (.names)                                                                                                            0.100    13.491
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.752
new_n3221.in[1] (.names)                                                                                                              0.335    14.087
new_n3221.out[0] (.names)                                                                                                             0.261    14.348
n438.in[4] (.names)                                                                                                                   0.100    14.448
n438.out[0] (.names)                                                                                                                  0.261    14.709
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    14.709
data arrival time                                                                                                                              14.709

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.709
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.732


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.220
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.481
new_n3136.in[1] (.names)                                                                                                              0.769    10.249
new_n3136.out[0] (.names)                                                                                                             0.235    10.484
new_n3156.in[0] (.names)                                                                                                              0.472    10.957
new_n3156.out[0] (.names)                                                                                                             0.261    11.218
new_n3155.in[5] (.names)                                                                                                              0.466    11.684
new_n3155.out[0] (.names)                                                                                                             0.261    11.945
new_n3153_1.in[1] (.names)                                                                                                            0.476    12.420
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.655
new_n3194_1.in[3] (.names)                                                                                                            0.475    13.130
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.391
new_n3198_1.in[2] (.names)                                                                                                            0.100    13.491
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.726
new_n3197.in[2] (.names)                                                                                                              0.100    13.826
new_n3197.out[0] (.names)                                                                                                             0.261    14.087
n428.in[3] (.names)                                                                                                                   0.100    14.187
n428.out[0] (.names)                                                                                                                  0.235    14.422
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.422
data arrival time                                                                                                                              14.422

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.422
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.445


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.220
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.481
new_n3136.in[1] (.names)                                                                                                              0.769    10.249
new_n3136.out[0] (.names)                                                                                                             0.235    10.484
new_n3156.in[0] (.names)                                                                                                              0.472    10.957
new_n3156.out[0] (.names)                                                                                                             0.261    11.218
new_n3155.in[5] (.names)                                                                                                              0.466    11.684
new_n3155.out[0] (.names)                                                                                                             0.261    11.945
new_n3153_1.in[1] (.names)                                                                                                            0.476    12.420
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.655
new_n3194_1.in[3] (.names)                                                                                                            0.475    13.130
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.391
new_n3184_1.in[1] (.names)                                                                                                            0.100    13.491
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.726
n423.in[4] (.names)                                                                                                                   0.100    13.826
n423.out[0] (.names)                                                                                                                  0.261    14.087
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    14.087
data arrival time                                                                                                                              14.087

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.087
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.110


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.220
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.481
new_n3136.in[1] (.names)                                                                                                              0.769    10.249
new_n3136.out[0] (.names)                                                                                                             0.235    10.484
new_n3156.in[0] (.names)                                                                                                              0.472    10.957
new_n3156.out[0] (.names)                                                                                                             0.261    11.218
new_n3155.in[5] (.names)                                                                                                              0.466    11.684
new_n3155.out[0] (.names)                                                                                                             0.261    11.945
new_n3171.in[1] (.names)                                                                                                              0.476    12.420
new_n3171.out[0] (.names)                                                                                                             0.235    12.655
new_n3170.in[0] (.names)                                                                                                              0.100    12.755
new_n3170.out[0] (.names)                                                                                                             0.235    12.990
new_n3168_1.in[4] (.names)                                                                                                            0.480    13.470
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.705
n418.in[2] (.names)                                                                                                                   0.100    13.805
n418.out[0] (.names)                                                                                                                  0.235    14.040
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    14.040
data arrival time                                                                                                                              14.040

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.040
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.064


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.220
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.481
new_n3136.in[1] (.names)                                                                                                              0.769    10.249
new_n3136.out[0] (.names)                                                                                                             0.235    10.484
new_n3156.in[0] (.names)                                                                                                              0.472    10.957
new_n3156.out[0] (.names)                                                                                                             0.261    11.218
new_n3155.in[5] (.names)                                                                                                              0.466    11.684
new_n3155.out[0] (.names)                                                                                                             0.261    11.945
new_n3153_1.in[1] (.names)                                                                                                            0.476    12.420
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.655
new_n3151.in[1] (.names)                                                                                                              0.100    12.755
new_n3151.out[0] (.names)                                                                                                             0.235    12.990
new_n3150.in[3] (.names)                                                                                                              0.100    13.090
new_n3150.out[0] (.names)                                                                                                             0.235    13.325
n413.in[2] (.names)                                                                                                                   0.100    13.425
n413.out[0] (.names)                                                                                                                  0.235    13.660
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.660
data arrival time                                                                                                                              13.660

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.660
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.684


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3107.in[1] (.names)                                                                                                              0.482     9.226
new_n3107.out[0] (.names)                                                                                                             0.235     9.461
new_n3103_1.in[1] (.names)                                                                                                            0.619    10.080
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.315
new_n3102.in[1] (.names)                                                                                                              0.330    10.645
new_n3102.out[0] (.names)                                                                                                             0.235    10.880
new_n3133_1.in[0] (.names)                                                                                                            0.331    11.212
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.447
new_n3148_1.in[1] (.names)                                                                                                            0.478    11.925
new_n3148_1.out[0] (.names)                                                                                                           0.235    12.160
new_n3131.in[4] (.names)                                                                                                              0.336    12.495
new_n3131.out[0] (.names)                                                                                                             0.235    12.730
n408.in[3] (.names)                                                                                                                   0.480    13.210
n408.out[0] (.names)                                                                                                                  0.235    13.445
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.445
data arrival time                                                                                                                              13.445

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.445
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.469


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3107.in[1] (.names)                                                                                                              0.482     9.226
new_n3107.out[0] (.names)                                                                                                             0.235     9.461
new_n3103_1.in[1] (.names)                                                                                                            0.619    10.080
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.315
new_n3102.in[1] (.names)                                                                                                              0.330    10.645
new_n3102.out[0] (.names)                                                                                                             0.235    10.880
new_n3119_1.in[0] (.names)                                                                                                            0.331    11.212
new_n3119_1.out[0] (.names)                                                                                                           0.235    11.447
new_n3118_1.in[2] (.names)                                                                                                            0.340    11.787
new_n3118_1.out[0] (.names)                                                                                                           0.235    12.022
new_n3117.in[2] (.names)                                                                                                              0.100    12.122
new_n3117.out[0] (.names)                                                                                                             0.261    12.383
n403.in[3] (.names)                                                                                                                   0.100    12.483
n403.out[0] (.names)                                                                                                                  0.235    12.718
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    12.718
data arrival time                                                                                                                              12.718

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.718
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.741


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n3020.in[0] (.names)                                                                                                              0.476     7.143
new_n3020.out[0] (.names)                                                                                                             0.261     7.404
new_n3048_1.in[1] (.names)                                                                                                            0.337     7.741
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.002
new_n3094_1.in[0] (.names)                                                                                                            0.481     8.483
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.744
new_n3107.in[1] (.names)                                                                                                              0.482     9.226
new_n3107.out[0] (.names)                                                                                                             0.235     9.461
new_n3103_1.in[1] (.names)                                                                                                            0.619    10.080
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.315
new_n3102.in[1] (.names)                                                                                                              0.330    10.645
new_n3102.out[0] (.names)                                                                                                             0.235    10.880
new_n3101.in[0] (.names)                                                                                                              0.472    11.353
new_n3101.out[0] (.names)                                                                                                             0.235    11.588
new_n3099_1.in[2] (.names)                                                                                                            0.483    12.071
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.306
n398.in[4] (.names)                                                                                                                   0.100    12.406
n398.out[0] (.names)                                                                                                                  0.261    12.667
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.667
data arrival time                                                                                                                              12.667

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.667
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.691


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2945.in[5] (.names)                                                                                                              0.452     7.283
new_n2945.out[0] (.names)                                                                                                             0.261     7.544
new_n2975.in[3] (.names)                                                                                                              0.757     8.301
new_n2975.out[0] (.names)                                                                                                             0.261     8.562
new_n3009_1.in[3] (.names)                                                                                                            0.488     9.050
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.311
new_n3026.in[3] (.names)                                                                                                              0.477     9.788
new_n3026.out[0] (.names)                                                                                                             0.261    10.049
new_n3067.in[1] (.names)                                                                                                              0.336    10.385
new_n3067.out[0] (.names)                                                                                                             0.261    10.646
new_n3070.in[2] (.names)                                                                                                              0.100    10.746
new_n3070.out[0] (.names)                                                                                                             0.235    10.981
new_n3069_1.in[1] (.names)                                                                                                            0.480    11.461
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.696
n388.in[2] (.names)                                                                                                                   0.574    12.270
n388.out[0] (.names)                                                                                                                  0.235    12.505
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    12.505
data arrival time                                                                                                                              12.505

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.505
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.528


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n2981.in[1] (.names)                                                                                                              0.621     7.288
new_n2981.out[0] (.names)                                                                                                             0.235     7.523
new_n3015.in[1] (.names)                                                                                                              0.478     8.001
new_n3015.out[0] (.names)                                                                                                             0.261     8.262
new_n3014_1.in[2] (.names)                                                                                                            0.328     8.590
new_n3014_1.out[0] (.names)                                                                                                           0.235     8.825
new_n3050.in[2] (.names)                                                                                                              0.338     9.163
new_n3050.out[0] (.names)                                                                                                             0.261     9.424
new_n3072.in[2] (.names)                                                                                                              0.481     9.905
new_n3072.out[0] (.names)                                                                                                             0.261    10.166
new_n3071.in[0] (.names)                                                                                                              0.476    10.642
new_n3071.out[0] (.names)                                                                                                             0.235    10.877
new_n3087.in[2] (.names)                                                                                                              0.473    11.351
new_n3087.out[0] (.names)                                                                                                             0.235    11.586
new_n3086.in[2] (.names)                                                                                                              0.100    11.686
new_n3086.out[0] (.names)                                                                                                             0.261    11.947
n393.in[3] (.names)                                                                                                                   0.100    12.047
n393.out[0] (.names)                                                                                                                  0.235    12.282
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.282
data arrival time                                                                                                                              12.282

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.282
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.305


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2945.in[5] (.names)                                                                                                              0.452     7.283
new_n2945.out[0] (.names)                                                                                                             0.261     7.544
new_n2975.in[3] (.names)                                                                                                              0.757     8.301
new_n2975.out[0] (.names)                                                                                                             0.261     8.562
new_n3009_1.in[3] (.names)                                                                                                            0.488     9.050
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.311
new_n3026.in[3] (.names)                                                                                                              0.477     9.788
new_n3026.out[0] (.names)                                                                                                             0.261    10.049
new_n3067.in[1] (.names)                                                                                                              0.336    10.385
new_n3067.out[0] (.names)                                                                                                             0.261    10.646
new_n3054_1.in[1] (.names)                                                                                                            0.338    10.984
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.219
n383.in[2] (.names)                                                                                                                   0.100    11.319
n383.out[0] (.names)                                                                                                                  0.235    11.554
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.554
data arrival time                                                                                                                              11.554

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.554
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.577


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2873_1.in[0] (.names)                                                                                                            0.334     3.675
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.936
new_n2911.in[0] (.names)                                                                                                              0.473     4.410
new_n2911.out[0] (.names)                                                                                                             0.261     4.671
new_n2939_1.in[3] (.names)                                                                                                            0.338     5.009
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.270
new_n2954_1.in[0] (.names)                                                                                                            0.453     5.722
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.957
new_n2973_1.in[4] (.names)                                                                                                            0.449     6.406
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.667
new_n2999_1.in[1] (.names)                                                                                                            0.476     7.143
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.404
new_n2998_1.in[0] (.names)                                                                                                            0.479     7.883
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.118
new_n2997.in[1] (.names)                                                                                                              0.336     8.454
new_n2997.out[0] (.names)                                                                                                             0.235     8.689
new_n3027.in[0] (.names)                                                                                                              0.340     9.029
new_n3027.out[0] (.names)                                                                                                             0.261     9.290
new_n3040.in[0] (.names)                                                                                                              0.616     9.905
new_n3040.out[0] (.names)                                                                                                             0.235    10.140
new_n3038_1.in[2] (.names)                                                                                                            0.481    10.622
new_n3038_1.out[0] (.names)                                                                                                           0.235    10.857
new_n3037.in[1] (.names)                                                                                                              0.100    10.957
new_n3037.out[0] (.names)                                                                                                             0.261    11.218
n378.in[2] (.names)                                                                                                                   0.100    11.318
n378.out[0] (.names)                                                                                                                  0.235    11.553
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.553
data arrival time                                                                                                                              11.553

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.553
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.576


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2945.in[5] (.names)                                                                                                              0.452     7.283
new_n2945.out[0] (.names)                                                                                                             0.261     7.544
new_n2975.in[3] (.names)                                                                                                              0.757     8.301
new_n2975.out[0] (.names)                                                                                                             0.261     8.562
new_n3009_1.in[3] (.names)                                                                                                            0.488     9.050
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.311
new_n3026.in[3] (.names)                                                                                                              0.477     9.788
new_n3026.out[0] (.names)                                                                                                             0.261    10.049
new_n3025.in[2] (.names)                                                                                                              0.476    10.525
new_n3025.out[0] (.names)                                                                                                             0.261    10.786
n373.in[3] (.names)                                                                                                                   0.100    10.886
n373.out[0] (.names)                                                                                                                  0.235    11.121
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    11.121
data arrival time                                                                                                                              11.121

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.121
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.144


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2945.in[5] (.names)                                                                                                              0.452     7.283
new_n2945.out[0] (.names)                                                                                                             0.261     7.544
new_n2975.in[3] (.names)                                                                                                              0.757     8.301
new_n2975.out[0] (.names)                                                                                                             0.261     8.562
new_n3009_1.in[3] (.names)                                                                                                            0.488     9.050
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.311
new_n3012.in[2] (.names)                                                                                                              0.477     9.788
new_n3012.out[0] (.names)                                                                                                             0.235    10.023
new_n3011.in[1] (.names)                                                                                                              0.100    10.123
new_n3011.out[0] (.names)                                                                                                             0.261    10.384
n368.in[2] (.names)                                                                                                                   0.100    10.484
n368.out[0] (.names)                                                                                                                  0.235    10.719
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.719
data arrival time                                                                                                                              10.719

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.719
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.742


#Path 16
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2945.in[5] (.names)                                                                                                              0.452     7.283
new_n2945.out[0] (.names)                                                                                                             0.261     7.544
new_n2975.in[3] (.names)                                                                                                              0.757     8.301
new_n2975.out[0] (.names)                                                                                                             0.261     8.562
new_n3009_1.in[3] (.names)                                                                                                            0.488     9.050
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.311
new_n2995.in[2] (.names)                                                                                                              0.477     9.788
new_n2995.out[0] (.names)                                                                                                             0.261    10.049
n363.in[3] (.names)                                                                                                                   0.100    10.149
n363.out[0] (.names)                                                                                                                  0.235    10.384
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.384
data arrival time                                                                                                                              10.384

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.384
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.407


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2966.in[4] (.names)                                                                                                              0.452     7.283
new_n2966.out[0] (.names)                                                                                                             0.261     7.544
new_n2964_1.in[1] (.names)                                                                                                            0.480     8.025
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.260
new_n2978_1.in[0] (.names)                                                                                                            0.595     8.855
new_n2978_1.out[0] (.names)                                                                                                           0.235     9.090
new_n2977.in[1] (.names)                                                                                                              0.100     9.190
new_n2977.out[0] (.names)                                                                                                             0.261     9.451
n358.in[2] (.names)                                                                                                                   0.476     9.926
n358.out[0] (.names)                                                                                                                  0.235    10.161
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.161
data arrival time                                                                                                                              10.161

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.161
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.185


#Path 18
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2945.in[5] (.names)                                                                                                              0.452     7.283
new_n2945.out[0] (.names)                                                                                                             0.261     7.544
new_n2975.in[3] (.names)                                                                                                              0.757     8.301
new_n2975.out[0] (.names)                                                                                                             0.261     8.562
new_n2963_1.in[1] (.names)                                                                                                            0.488     9.050
new_n2963_1.out[0] (.names)                                                                                                           0.235     9.285
n353.in[4] (.names)                                                                                                                   0.338     9.623
n353.out[0] (.names)                                                                                                                  0.261     9.884
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.884
data arrival time                                                                                                                               9.884

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.884
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.908


#Path 19
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4010.in[0] (.names)                                                                 0.100     7.332
new_n4010.out[0] (.names)                                                                0.235     7.567
new_n4020.in[0] (.names)                                                                 0.100     7.667
new_n4020.out[0] (.names)                                                                0.261     7.928
new_n4019_1.in[0] (.names)                                                               0.628     8.556
new_n4019_1.out[0] (.names)                                                              0.235     8.791
new_n4018_1.in[3] (.names)                                                               0.288     9.079
new_n4018_1.out[0] (.names)                                                              0.235     9.314
n3393.in[2] (.names)                                                                     0.330     9.644
n3393.out[0] (.names)                                                                    0.235     9.879
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000     9.879
data arrival time                                                                                  9.879

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.879
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.903


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4010.in[0] (.names)                                                                 0.100     7.332
new_n4010.out[0] (.names)                                                                0.235     7.567
new_n4020.in[0] (.names)                                                                 0.100     7.667
new_n4020.out[0] (.names)                                                                0.261     7.928
new_n4028_1.in[2] (.names)                                                               0.627     8.555
new_n4028_1.out[0] (.names)                                                              0.261     8.816
new_n4034_1.in[0] (.names)                                                               0.100     8.916
new_n4034_1.out[0] (.names)                                                              0.235     9.151
new_n4033_1.in[2] (.names)                                                               0.100     9.251
new_n4033_1.out[0] (.names)                                                              0.261     9.512
n3413.in[3] (.names)                                                                     0.100     9.612
n3413.out[0] (.names)                                                                    0.235     9.847
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.847
data arrival time                                                                                  9.847

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.847
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.870


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4010.in[0] (.names)                                                                 0.100     7.332
new_n4010.out[0] (.names)                                                                0.235     7.567
new_n4020.in[0] (.names)                                                                 0.100     7.667
new_n4020.out[0] (.names)                                                                0.261     7.928
new_n4028_1.in[2] (.names)                                                               0.627     8.555
new_n4028_1.out[0] (.names)                                                              0.261     8.816
new_n4031.in[0] (.names)                                                                 0.100     8.916
new_n4031.out[0] (.names)                                                                0.261     9.177
new_n4030.in[3] (.names)                                                                 0.100     9.277
new_n4030.out[0] (.names)                                                                0.235     9.512
n3408.in[2] (.names)                                                                     0.100     9.612
n3408.out[0] (.names)                                                                    0.235     9.847
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.847
data arrival time                                                                                  9.847

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.847
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.870


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4109_1.in[0] (.names)                                                               0.620     7.392
new_n4109_1.out[0] (.names)                                                              0.235     7.627
new_n4119_1.in[0] (.names)                                                               0.100     7.727
new_n4119_1.out[0] (.names)                                                              0.261     7.988
new_n4127.in[2] (.names)                                                                 0.100     8.088
new_n4127.out[0] (.names)                                                                0.261     8.349
new_n4129_1.in[0] (.names)                                                               0.336     8.685
new_n4129_1.out[0] (.names)                                                              0.261     8.946
n3568.in[4] (.names)                                                                     0.626     9.571
n3568.out[0] (.names)                                                                    0.261     9.832
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.832
data arrival time                                                                                  9.832

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.832
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.856


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4109_1.in[0] (.names)                                                               0.620     7.392
new_n4109_1.out[0] (.names)                                                              0.235     7.627
new_n4119_1.in[0] (.names)                                                               0.100     7.727
new_n4119_1.out[0] (.names)                                                              0.261     7.988
new_n4127.in[2] (.names)                                                                 0.100     8.088
new_n4127.out[0] (.names)                                                                0.261     8.349
new_n4132.in[0] (.names)                                                                 0.100     8.449
new_n4132.out[0] (.names)                                                                0.235     8.684
new_n4131.in[2] (.names)                                                                 0.100     8.784
new_n4131.out[0] (.names)                                                                0.261     9.045
n3573.in[3] (.names)                                                                     0.478     9.523
n3573.out[0] (.names)                                                                    0.235     9.758
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.758
data arrival time                                                                                  9.758

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.758
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.781


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3367.in[2] (.names)                                                                 0.100     7.227
new_n3367.out[0] (.names)                                                                0.261     7.488
new_n3373_1.in[0] (.names)                                                               0.626     8.113
new_n3373_1.out[0] (.names)                                                              0.235     8.348
new_n3378_1.in[0] (.names)                                                               0.100     8.448
new_n3378_1.out[0] (.names)                                                              0.235     8.683
new_n3377.in[1] (.names)                                                                 0.100     8.783
new_n3377.out[0] (.names)                                                                0.235     9.018
n711.in[2] (.names)                                                                      0.481     9.500
n711.out[0] (.names)                                                                     0.235     9.735
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000     9.735
data arrival time                                                                                  9.735

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.735
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.758


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4109_1.in[0] (.names)                                                               0.620     7.392
new_n4109_1.out[0] (.names)                                                              0.235     7.627
new_n4112.in[0] (.names)                                                                 0.468     8.095
new_n4112.out[0] (.names)                                                                0.235     8.330
new_n4115.in[0] (.names)                                                                 0.479     8.809
new_n4115.out[0] (.names)                                                                0.235     9.044
new_n4114_1.in[1] (.names)                                                               0.100     9.144
new_n4114_1.out[0] (.names)                                                              0.235     9.379
n3548.in[2] (.names)                                                                     0.100     9.479
n3548.out[0] (.names)                                                                    0.235     9.714
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.714
data arrival time                                                                                  9.714

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.714
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.737


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3367.in[2] (.names)                                                                 0.100     7.227
new_n3367.out[0] (.names)                                                                0.261     7.488
new_n3373_1.in[0] (.names)                                                               0.626     8.113
new_n3373_1.out[0] (.names)                                                              0.235     8.348
new_n3375.in[0] (.names)                                                                 0.604     8.952
new_n3375.out[0] (.names)                                                                0.261     9.213
n706.in[4] (.names)                                                                      0.100     9.313
n706.out[0] (.names)                                                                     0.261     9.574
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.574
data arrival time                                                                                  9.574

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.574
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.597


#Path 27
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2945.in[5] (.names)                                                                                                              0.452     7.283
new_n2945.out[0] (.names)                                                                                                             0.261     7.544
new_n2961.in[2] (.names)                                                                                                              0.757     8.301
new_n2961.out[0] (.names)                                                                                                             0.235     8.536
new_n2947.in[2] (.names)                                                                                                              0.425     8.961
new_n2947.out[0] (.names)                                                                                                             0.261     9.222
n348.in[3] (.names)                                                                                                                   0.100     9.322
n348.out[0] (.names)                                                                                                                  0.235     9.557
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.557
data arrival time                                                                                                                               9.557

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.557
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.581


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4010.in[0] (.names)                                                                 0.100     7.332
new_n4010.out[0] (.names)                                                                0.235     7.567
new_n4020.in[0] (.names)                                                                 0.100     7.667
new_n4020.out[0] (.names)                                                                0.261     7.928
new_n4028_1.in[2] (.names)                                                               0.627     8.555
new_n4028_1.out[0] (.names)                                                              0.261     8.816
new_n4027.in[2] (.names)                                                                 0.100     8.916
new_n4027.out[0] (.names)                                                                0.261     9.177
n3403.in[3] (.names)                                                                     0.100     9.277
n3403.out[0] (.names)                                                                    0.235     9.512
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.512
data arrival time                                                                                  9.512

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.512
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.535


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4010.in[0] (.names)                                                                 0.100     7.332
new_n4010.out[0] (.names)                                                                0.235     7.567
new_n4020.in[0] (.names)                                                                 0.100     7.667
new_n4020.out[0] (.names)                                                                0.261     7.928
new_n4025.in[2] (.names)                                                                 0.628     8.556
new_n4025.out[0] (.names)                                                                0.235     8.791
new_n4024_1.in[1] (.names)                                                               0.100     8.891
new_n4024_1.out[0] (.names)                                                              0.235     9.126
n3398.in[2] (.names)                                                                     0.100     9.226
n3398.out[0] (.names)                                                                    0.235     9.461
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.461
data arrival time                                                                                  9.461

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.461
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.484


#Path 30
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4010.in[0] (.names)                                                                 0.100     7.332
new_n4010.out[0] (.names)                                                                0.235     7.567
new_n4013_1.in[0] (.names)                                                               0.100     7.667
new_n4013_1.out[0] (.names)                                                              0.235     7.902
new_n4016.in[0] (.names)                                                                 0.100     8.002
new_n4016.out[0] (.names)                                                                0.235     8.237
new_n4015.in[2] (.names)                                                                 0.623     8.860
new_n4015.out[0] (.names)                                                                0.261     9.121
n3388.in[3] (.names)                                                                     0.100     9.221
n3388.out[0] (.names)                                                                    0.235     9.456
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.456
data arrival time                                                                                  9.456

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.456
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.480


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3367.in[2] (.names)                                                                 0.100     7.227
new_n3367.out[0] (.names)                                                                0.261     7.488
new_n3373_1.in[0] (.names)                                                               0.626     8.113
new_n3373_1.out[0] (.names)                                                              0.235     8.348
new_n3381.in[0] (.names)                                                                 0.100     8.448
new_n3381.out[0] (.names)                                                                0.261     8.709
new_n3388_1.in[2] (.names)                                                               0.100     8.809
new_n3388_1.out[0] (.names)                                                              0.261     9.070
n726.in[1] (.names)                                                                      0.100     9.170
n726.out[0] (.names)                                                                     0.261     9.431
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.431
data arrival time                                                                                  9.431

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.431
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.455


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3367.in[2] (.names)                                                                 0.100     7.227
new_n3367.out[0] (.names)                                                                0.261     7.488
new_n3373_1.in[0] (.names)                                                               0.626     8.113
new_n3373_1.out[0] (.names)                                                              0.235     8.348
new_n3381.in[0] (.names)                                                                 0.100     8.448
new_n3381.out[0] (.names)                                                                0.261     8.709
new_n3385.in[0] (.names)                                                                 0.100     8.809
new_n3385.out[0] (.names)                                                                0.261     9.070
n721.in[3] (.names)                                                                      0.100     9.170
n721.out[0] (.names)                                                                     0.261     9.431
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.431
data arrival time                                                                                  9.431

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.431
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.455


#Path 33
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2870.in[5] (.names)                                                                                                              0.475     4.411
new_n2870.out[0] (.names)                                                                                                             0.261     4.672
new_n2869_1.in[0] (.names)                                                                                                            0.100     4.772
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2867.in[1] (.names)                                                                                                              0.451     5.458
new_n2867.out[0] (.names)                                                                                                             0.235     5.693
new_n2901.in[2] (.names)                                                                                                              0.331     6.024
new_n2901.out[0] (.names)                                                                                                             0.235     6.259
new_n2931.in[2] (.names)                                                                                                              0.338     6.597
new_n2931.out[0] (.names)                                                                                                             0.235     6.832
new_n2945.in[5] (.names)                                                                                                              0.452     7.283
new_n2945.out[0] (.names)                                                                                                             0.261     7.544
new_n2934_1.in[1] (.names)                                                                                                            0.901     8.446
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.681
n343.in[4] (.names)                                                                                                                   0.475     9.155
n343.out[0] (.names)                                                                                                                  0.261     9.416
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     9.416
data arrival time                                                                                                                               9.416

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.416
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.440


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3367.in[2] (.names)                                                                 0.100     7.227
new_n3367.out[0] (.names)                                                                0.261     7.488
new_n3373_1.in[0] (.names)                                                               0.626     8.113
new_n3373_1.out[0] (.names)                                                              0.235     8.348
new_n3381.in[0] (.names)                                                                 0.100     8.448
new_n3381.out[0] (.names)                                                                0.261     8.709
new_n3380.in[0] (.names)                                                                 0.100     8.809
new_n3380.out[0] (.names)                                                                0.235     9.044
n716.in[4] (.names)                                                                      0.100     9.144
n716.out[0] (.names)                                                                     0.261     9.405
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.405
data arrival time                                                                                  9.405

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.405
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.429


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4236.in[0] (.names)                                                                 0.100     6.952
new_n4236.out[0] (.names)                                                                0.235     7.187
new_n4245.in[0] (.names)                                                                 0.476     7.662
new_n4245.out[0] (.names)                                                                0.261     7.923
new_n4250.in[0] (.names)                                                                 0.100     8.023
new_n4250.out[0] (.names)                                                                0.261     8.284
new_n4249_1.in[3] (.names)                                                               0.100     8.384
new_n4249_1.out[0] (.names)                                                              0.261     8.645
n3878.in[2] (.names)                                                                     0.472     9.118
n3878.out[0] (.names)                                                                    0.235     9.353
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.353
data arrival time                                                                                  9.353

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.353
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.376


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3367.in[2] (.names)                                                                 0.100     7.227
new_n3367.out[0] (.names)                                                                0.261     7.488
new_n3370.in[0] (.names)                                                                 0.897     8.384
new_n3370.out[0] (.names)                                                                0.261     8.645
new_n3369_1.in[3] (.names)                                                               0.100     8.745
new_n3369_1.out[0] (.names)                                                              0.235     8.980
n696.in[2] (.names)                                                                      0.100     9.080
n696.out[0] (.names)                                                                     0.235     9.315
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.315
data arrival time                                                                                  9.315

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.315
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.339


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4109_1.in[0] (.names)                                                               0.620     7.392
new_n4109_1.out[0] (.names)                                                              0.235     7.627
new_n4119_1.in[0] (.names)                                                               0.100     7.727
new_n4119_1.out[0] (.names)                                                              0.261     7.988
new_n4124_1.in[0] (.names)                                                               0.336     8.324
new_n4124_1.out[0] (.names)                                                              0.261     8.585
new_n4123_1.in[3] (.names)                                                               0.100     8.685
new_n4123_1.out[0] (.names)                                                              0.261     8.946
n3558.in[2] (.names)                                                                     0.100     9.046
n3558.out[0] (.names)                                                                    0.235     9.281
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.281
data arrival time                                                                                  9.281

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.281
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.304


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3367.in[2] (.names)                                                                 0.100     7.227
new_n3367.out[0] (.names)                                                                0.261     7.488
new_n3373_1.in[0] (.names)                                                               0.626     8.113
new_n3373_1.out[0] (.names)                                                              0.235     8.348
new_n3372.in[1] (.names)                                                                 0.338     8.686
new_n3372.out[0] (.names)                                                                0.235     8.921
n701.in[2] (.names)                                                                      0.100     9.021
n701.out[0] (.names)                                                                     0.235     9.256
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.256
data arrival time                                                                                  9.256

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.256
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.280


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4109_1.in[0] (.names)                                                               0.620     7.392
new_n4109_1.out[0] (.names)                                                              0.235     7.627
new_n4119_1.in[0] (.names)                                                               0.100     7.727
new_n4119_1.out[0] (.names)                                                              0.261     7.988
new_n4127.in[2] (.names)                                                                 0.100     8.088
new_n4127.out[0] (.names)                                                                0.261     8.349
new_n4126.in[1] (.names)                                                                 0.336     8.685
new_n4126.out[0] (.names)                                                                0.235     8.920
n3563.in[2] (.names)                                                                     0.100     9.020
n3563.out[0] (.names)                                                                    0.235     9.255
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.255
data arrival time                                                                                  9.255

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.255
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.278


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4109_1.in[0] (.names)                                                               0.620     7.392
new_n4109_1.out[0] (.names)                                                              0.235     7.627
new_n4112.in[0] (.names)                                                                 0.468     8.095
new_n4112.out[0] (.names)                                                                0.235     8.330
new_n4111.in[1] (.names)                                                                 0.335     8.664
new_n4111.out[0] (.names)                                                                0.235     8.899
n3543.in[2] (.names)                                                                     0.100     8.999
n3543.out[0] (.names)                                                                    0.235     9.234
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.234
data arrival time                                                                                  9.234

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.234
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.258


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4236.in[0] (.names)                                                                 0.100     6.952
new_n4236.out[0] (.names)                                                                0.235     7.187
new_n4245.in[0] (.names)                                                                 0.476     7.662
new_n4245.out[0] (.names)                                                                0.261     7.923
new_n4244_1.in[0] (.names)                                                               0.623     8.547
new_n4244_1.out[0] (.names)                                                              0.235     8.782
n3873.in[4] (.names)                                                                     0.100     8.882
n3873.out[0] (.names)                                                                    0.261     9.143
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.143
data arrival time                                                                                  9.143

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.143
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.166


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4236.in[0] (.names)                                                                 0.100     6.952
new_n4236.out[0] (.names)                                                                0.235     7.187
new_n4245.in[0] (.names)                                                                 0.476     7.662
new_n4245.out[0] (.names)                                                                0.261     7.923
new_n4253_1.in[2] (.names)                                                               0.100     8.023
new_n4253_1.out[0] (.names)                                                              0.261     8.284
new_n4255.in[0] (.names)                                                                 0.100     8.384
new_n4255.out[0] (.names)                                                                0.261     8.645
n3888.in[4] (.names)                                                                     0.100     8.745
n3888.out[0] (.names)                                                                    0.261     9.006
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.006
data arrival time                                                                                  9.006

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.006
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.030


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4109_1.in[0] (.names)                                                               0.620     7.392
new_n4109_1.out[0] (.names)                                                              0.235     7.627
new_n4119_1.in[0] (.names)                                                               0.100     7.727
new_n4119_1.out[0] (.names)                                                              0.261     7.988
new_n4118_1.in[0] (.names)                                                               0.100     8.088
new_n4118_1.out[0] (.names)                                                              0.235     8.323
new_n4117.in[3] (.names)                                                                 0.100     8.423
new_n4117.out[0] (.names)                                                                0.235     8.658
n3553.in[2] (.names)                                                                     0.100     8.758
n3553.out[0] (.names)                                                                    0.235     8.993
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     8.993
data arrival time                                                                                  8.993

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.993
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.016


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4236.in[0] (.names)                                                                 0.100     6.952
new_n4236.out[0] (.names)                                                                0.235     7.187
new_n4245.in[0] (.names)                                                                 0.476     7.662
new_n4245.out[0] (.names)                                                                0.261     7.923
new_n4253_1.in[2] (.names)                                                               0.100     8.023
new_n4253_1.out[0] (.names)                                                              0.261     8.284
new_n4257.in[0] (.names)                                                                 0.100     8.384
new_n4257.out[0] (.names)                                                                0.235     8.619
n3893.in[1] (.names)                                                                     0.100     8.719
n3893.out[0] (.names)                                                                    0.261     8.980
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     8.980
data arrival time                                                                                  8.980

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.980
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.004


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4236.in[0] (.names)                                                                 0.100     6.952
new_n4236.out[0] (.names)                                                                0.235     7.187
new_n4245.in[0] (.names)                                                                 0.476     7.662
new_n4245.out[0] (.names)                                                                0.261     7.923
new_n4253_1.in[2] (.names)                                                               0.100     8.023
new_n4253_1.out[0] (.names)                                                              0.261     8.284
new_n4252.in[1] (.names)                                                                 0.100     8.384
new_n4252.out[0] (.names)                                                                0.235     8.619
n3883.in[2] (.names)                                                                     0.100     8.719
n3883.out[0] (.names)                                                                    0.235     8.954
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     8.954
data arrival time                                                                                  8.954

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.954
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.978


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n3995.in[0] (.names)                                                                 0.100     6.971
new_n3995.out[0] (.names)                                                                0.235     7.206
new_n4001.in[0] (.names)                                                                 0.338     7.544
new_n4001.out[0] (.names)                                                                0.235     7.779
new_n4000.in[1] (.names)                                                                 0.452     8.231
new_n4000.out[0] (.names)                                                                0.235     8.466
n3363.in[2] (.names)                                                                     0.100     8.566
n3363.out[0] (.names)                                                                    0.235     8.801
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.801
data arrival time                                                                                  8.801

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.801
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.824


#Path 47
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2853_1.in[5] (.names)                                                                                                            0.475     4.411
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.672
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.772
new_n2868_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2900.in[2] (.names)                                                                                                              0.340     5.347
new_n2900.out[0] (.names)                                                                                                             0.235     5.582
new_n2892.in[1] (.names)                                                                                                              0.473     6.056
new_n2892.out[0] (.names)                                                                                                             0.235     6.291
new_n2916.in[4] (.names)                                                                                                              0.449     6.740
new_n2916.out[0] (.names)                                                                                                             0.261     7.001
new_n2919_1.in[1] (.names)                                                                                                            0.338     7.339
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.574
new_n2918_1.in[1] (.names)                                                                                                            0.625     8.198
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.459
n338.in[2] (.names)                                                                                                                   0.100     8.559
n338.out[0] (.names)                                                                                                                  0.235     8.794
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.794
data arrival time                                                                                                                               8.794

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.794
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.818


#Path 48
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2853_1.in[5] (.names)                                                                                                            0.475     4.411
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.672
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.772
new_n2868_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2900.in[2] (.names)                                                                                                              0.340     5.347
new_n2900.out[0] (.names)                                                                                                             0.235     5.582
new_n2892.in[1] (.names)                                                                                                              0.473     6.056
new_n2892.out[0] (.names)                                                                                                             0.235     6.291
new_n2891.in[0] (.names)                                                                                                              0.919     7.209
new_n2891.out[0] (.names)                                                                                                             0.235     7.444
new_n2889_1.in[4] (.names)                                                                                                            0.713     8.157
new_n2889_1.out[0] (.names)                                                                                                           0.261     8.418
n328.in[3] (.names)                                                                                                                   0.100     8.518
n328.out[0] (.names)                                                                                                                  0.235     8.753
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     8.753
data arrival time                                                                                                                               8.753

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.753
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.776


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4106.in[0] (.names)                                                                 0.620     7.392
new_n4106.out[0] (.names)                                                                0.235     7.627
new_n4105.in[2] (.names)                                                                 0.481     8.108
new_n4105.out[0] (.names)                                                                0.261     8.369
n3533.in[3] (.names)                                                                     0.100     8.469
n3533.out[0] (.names)                                                                    0.235     8.704
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.704
data arrival time                                                                                  8.704

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.704
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.728


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4109_1.in[0] (.names)                                                               0.620     7.392
new_n4109_1.out[0] (.names)                                                              0.235     7.627
new_n4108_1.in[0] (.names)                                                               0.468     8.095
new_n4108_1.out[0] (.names)                                                              0.235     8.330
n3538.in[4] (.names)                                                                     0.100     8.430
n3538.out[0] (.names)                                                                    0.261     8.691
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.691
data arrival time                                                                                  8.691

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.691
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.714


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4007.in[0] (.names)                                                                 0.100     7.332
new_n4007.out[0] (.names)                                                                0.235     7.567
new_n4006.in[2] (.names)                                                                 0.477     8.044
new_n4006.out[0] (.names)                                                                0.261     8.305
n3373.in[3] (.names)                                                                     0.100     8.405
n3373.out[0] (.names)                                                                    0.235     8.640
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.640
data arrival time                                                                                  8.640

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.640
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.663


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3352.in[0] (.names)                                                                 0.608     7.374
new_n3352.out[0] (.names)                                                                0.235     7.609
new_n3355.in[0] (.names)                                                                 0.100     7.709
new_n3355.out[0] (.names)                                                                0.235     7.944
new_n3354_1.in[1] (.names)                                                               0.100     8.044
new_n3354_1.out[0] (.names)                                                              0.235     8.279
n676.in[2] (.names)                                                                      0.100     8.379
n676.out[0] (.names)                                                                     0.235     8.614
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.614
data arrival time                                                                                  8.614

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.614
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.637


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4010.in[0] (.names)                                                                 0.100     7.332
new_n4010.out[0] (.names)                                                                0.235     7.567
new_n4013_1.in[0] (.names)                                                               0.100     7.667
new_n4013_1.out[0] (.names)                                                              0.235     7.902
new_n4012.in[1] (.names)                                                                 0.100     8.002
new_n4012.out[0] (.names)                                                                0.235     8.237
n3383.in[0] (.names)                                                                     0.100     8.337
n3383.out[0] (.names)                                                                    0.261     8.598
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.598
data arrival time                                                                                  8.598

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.598
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.622


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4236.in[0] (.names)                                                                 0.100     6.952
new_n4236.out[0] (.names)                                                                0.235     7.187
new_n4239_1.in[0] (.names)                                                               0.100     7.287
new_n4239_1.out[0] (.names)                                                              0.235     7.522
new_n4238_1.in[1] (.names)                                                               0.100     7.622
new_n4238_1.out[0] (.names)                                                              0.235     7.857
n3863.in[2] (.names)                                                                     0.482     8.339
n3863.out[0] (.names)                                                                    0.235     8.574
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     8.574
data arrival time                                                                                  8.574

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.574
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.598


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3367.in[2] (.names)                                                                 0.100     7.227
new_n3367.out[0] (.names)                                                                0.261     7.488
new_n3366.in[2] (.names)                                                                 0.480     7.968
new_n3366.out[0] (.names)                                                                0.261     8.229
n691.in[3] (.names)                                                                      0.100     8.329
n691.out[0] (.names)                                                                     0.235     8.564
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     8.564
data arrival time                                                                                  8.564

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.564
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.587


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4094_1.in[0] (.names)                                                               0.100     6.511
new_n4094_1.out[0] (.names)                                                              0.235     6.746
new_n4100.in[0] (.names)                                                                 0.483     7.229
new_n4100.out[0] (.names)                                                                0.235     7.464
new_n4099_1.in[2] (.names)                                                               0.100     7.564
new_n4099_1.out[0] (.names)                                                              0.261     7.825
n3523.in[3] (.names)                                                                     0.485     8.310
n3523.out[0] (.names)                                                                    0.235     8.545
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.545
data arrival time                                                                                  8.545

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.545
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.568


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4236.in[0] (.names)                                                                 0.100     6.952
new_n4236.out[0] (.names)                                                                0.235     7.187
new_n4239_1.in[0] (.names)                                                               0.100     7.287
new_n4239_1.out[0] (.names)                                                              0.235     7.522
new_n4242.in[0] (.names)                                                                 0.100     7.622
new_n4242.out[0] (.names)                                                                0.235     7.857
new_n4241.in[1] (.names)                                                                 0.100     7.957
new_n4241.out[0] (.names)                                                                0.235     8.192
n3868.in[2] (.names)                                                                     0.100     8.292
n3868.out[0] (.names)                                                                    0.235     8.527
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     8.527
data arrival time                                                                                  8.527

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.527
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.550


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4010.in[0] (.names)                                                                 0.100     7.332
new_n4010.out[0] (.names)                                                                0.235     7.567
new_n4009_1.in[2] (.names)                                                               0.338     7.905
new_n4009_1.out[0] (.names)                                                              0.261     8.166
n3378.in[3] (.names)                                                                     0.100     8.266
n3378.out[0] (.names)                                                                    0.235     8.501
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.501
data arrival time                                                                                  8.501

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.501
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.525


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3358_1.in[0] (.names)                                                               0.100     7.227
new_n3358_1.out[0] (.names)                                                              0.235     7.462
new_n3364_1.in[0] (.names)                                                               0.100     7.562
new_n3364_1.out[0] (.names)                                                              0.235     7.797
new_n3363_1.in[2] (.names)                                                               0.100     7.897
new_n3363_1.out[0] (.names)                                                              0.261     8.158
n686.in[3] (.names)                                                                      0.100     8.258
n686.out[0] (.names)                                                                     0.235     8.493
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.493
data arrival time                                                                                  8.493

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.493
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.516


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3359_1.in[0] (.names)                                                               0.100     6.866
new_n3359_1.out[0] (.names)                                                              0.261     7.127
new_n3358_1.in[0] (.names)                                                               0.100     7.227
new_n3358_1.out[0] (.names)                                                              0.235     7.462
new_n3357.in[2] (.names)                                                                 0.336     7.797
new_n3357.out[0] (.names)                                                                0.261     8.058
n681.in[3] (.names)                                                                      0.100     8.158
n681.out[0] (.names)                                                                     0.235     8.393
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.393
data arrival time                                                                                  8.393

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.393
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.417


#Path 61
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2853_1.in[5] (.names)                                                                                                            0.475     4.411
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.672
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.772
new_n2868_1.out[0] (.names)                                                                                                           0.235     5.007
new_n2900.in[2] (.names)                                                                                                              0.340     5.347
new_n2900.out[0] (.names)                                                                                                             0.235     5.582
new_n2892.in[1] (.names)                                                                                                              0.473     6.056
new_n2892.out[0] (.names)                                                                                                             0.235     6.291
new_n2916.in[4] (.names)                                                                                                              0.449     6.740
new_n2916.out[0] (.names)                                                                                                             0.261     7.001
new_n2905.in[1] (.names)                                                                                                              0.338     7.339
new_n2905.out[0] (.names)                                                                                                             0.235     7.574
n333.in[4] (.names)                                                                                                                   0.475     8.049
n333.out[0] (.names)                                                                                                                  0.261     8.310
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.310
data arrival time                                                                                                                               8.310

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.310
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.333


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3352.in[0] (.names)                                                                 0.608     7.374
new_n3352.out[0] (.names)                                                                0.235     7.609
new_n3351.in[2] (.names)                                                                 0.100     7.709
new_n3351.out[0] (.names)                                                                0.261     7.970
n671.in[3] (.names)                                                                      0.100     8.070
n671.out[0] (.names)                                                                     0.235     8.305
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.305
data arrival time                                                                                  8.305

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.305
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.328


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4236.in[0] (.names)                                                                 0.100     6.952
new_n4236.out[0] (.names)                                                                0.235     7.187
new_n4235.in[0] (.names)                                                                 0.100     7.287
new_n4235.out[0] (.names)                                                                0.235     7.522
n3858.in[4] (.names)                                                                     0.472     7.994
n3858.out[0] (.names)                                                                    0.261     8.255
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.255
data arrival time                                                                                  8.255

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.255
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.279


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n4004_1.in[2] (.names)                                                               0.100     6.971
new_n4004_1.out[0] (.names)                                                              0.261     7.232
new_n4003_1.in[2] (.names)                                                               0.337     7.569
new_n4003_1.out[0] (.names)                                                              0.261     7.830
n3368.in[3] (.names)                                                                     0.100     7.930
n3368.out[0] (.names)                                                                    0.235     8.165
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     8.165
data arrival time                                                                                  8.165

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.165
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.188


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3996.in[0] (.names)                                                                 0.100     6.610
new_n3996.out[0] (.names)                                                                0.261     6.871
new_n3995.in[0] (.names)                                                                 0.100     6.971
new_n3995.out[0] (.names)                                                                0.235     7.206
new_n3994_1.in[1] (.names)                                                               0.338     7.544
new_n3994_1.out[0] (.names)                                                              0.235     7.779
n3358.in[2] (.names)                                                                     0.100     7.879
n3358.out[0] (.names)                                                                    0.235     8.114
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     8.114
data arrival time                                                                                  8.114

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.114
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.138


#Path 66
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3989_1.in[0] (.names)                                                               0.337     6.847
new_n3989_1.out[0] (.names)                                                              0.235     7.082
new_n3992.in[0] (.names)                                                                 0.100     7.182
new_n3992.out[0] (.names)                                                                0.235     7.417
new_n3991.in[2] (.names)                                                                 0.100     7.517
new_n3991.out[0] (.names)                                                                0.261     7.778
n3353.in[3] (.names)                                                                     0.100     7.878
n3353.out[0] (.names)                                                                    0.235     8.113
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     8.113
data arrival time                                                                                  8.113

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.113
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.136


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4233_1.in[0] (.names)                                                               0.100     6.952
new_n4233_1.out[0] (.names)                                                              0.235     7.187
new_n4232.in[1] (.names)                                                                 0.339     7.526
new_n4232.out[0] (.names)                                                                0.235     7.761
n3853.in[2] (.names)                                                                     0.100     7.861
n3853.out[0] (.names)                                                                    0.235     8.096
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.096
data arrival time                                                                                  8.096

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.096
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.119


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4227.in[0] (.names)                                                                 0.100     6.617
new_n4227.out[0] (.names)                                                                0.235     6.852
new_n4226.in[2] (.names)                                                                 0.482     7.334
new_n4226.out[0] (.names)                                                                0.261     7.595
n3843.in[3] (.names)                                                                     0.100     7.695
n3843.out[0] (.names)                                                                    0.235     7.930
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     7.930
data arrival time                                                                                  7.930

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.930
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.954


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4230.in[0] (.names)                                                                 0.100     6.617
new_n4230.out[0] (.names)                                                                0.235     6.852
new_n4229_1.in[0] (.names)                                                               0.478     7.330
new_n4229_1.out[0] (.names)                                                              0.235     7.565
n3848.in[4] (.names)                                                                     0.100     7.665
n3848.out[0] (.names)                                                                    0.261     7.926
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     7.926
data arrival time                                                                                  7.926

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.926
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.949


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4094_1.in[0] (.names)                                                               0.100     6.511
new_n4094_1.out[0] (.names)                                                              0.235     6.746
new_n4093_1.in[2] (.names)                                                               0.483     7.229
new_n4093_1.out[0] (.names)                                                              0.261     7.490
n3518.in[3] (.names)                                                                     0.100     7.590
n3518.out[0] (.names)                                                                    0.235     7.825
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.825
data arrival time                                                                                  7.825

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.825
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.849


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3989_1.in[0] (.names)                                                               0.337     6.847
new_n3989_1.out[0] (.names)                                                              0.235     7.082
new_n3988_1.in[2] (.names)                                                               0.100     7.182
new_n3988_1.out[0] (.names)                                                              0.261     7.443
n3348.in[3] (.names)                                                                     0.100     7.543
n3348.out[0] (.names)                                                                    0.235     7.778
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.778
data arrival time                                                                                  7.778

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.778
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.801


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3349_1.in[0] (.names)                                                               0.100     6.531
new_n3349_1.out[0] (.names)                                                              0.235     6.766
new_n3348_1.in[1] (.names)                                                               0.337     7.103
new_n3348_1.out[0] (.names)                                                              0.235     7.338
n666.in[2] (.names)                                                                      0.100     7.438
n666.out[0] (.names)                                                                     0.235     7.673
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     7.673
data arrival time                                                                                  7.673

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.673
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.696


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3986.in[0] (.names)                                                                 0.100     6.275
new_n3986.out[0] (.names)                                                                0.235     6.510
new_n3985.in[1] (.names)                                                                 0.337     6.847
new_n3985.out[0] (.names)                                                                0.235     7.082
n3343.in[2] (.names)                                                                     0.307     7.389
n3343.out[0] (.names)                                                                    0.235     7.624
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.624
data arrival time                                                                                  7.624

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.624
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.648


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4224_1.in[0] (.names)                                                               0.100     6.282
new_n4224_1.out[0] (.names)                                                              0.235     6.517
new_n4223_1.in[2] (.names)                                                               0.450     6.966
new_n4223_1.out[0] (.names)                                                              0.261     7.227
n3838.in[3] (.names)                                                                     0.100     7.327
n3838.out[0] (.names)                                                                    0.235     7.562
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     7.562
data arrival time                                                                                  7.562

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.562
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.586


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2830.in[0] (.names)                                                                                                              0.593     2.346
new_n2830.out[0] (.names)                                                                                                             0.261     2.607
new_n2843_1.in[5] (.names)                                                                                                            0.473     3.081
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.342
new_n2855.in[1] (.names)                                                                                                              0.334     3.675
new_n2855.out[0] (.names)                                                                                                             0.261     3.936
new_n2853_1.in[5] (.names)                                                                                                            0.475     4.411
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.672
new_n2851.in[3] (.names)                                                                                                              0.100     4.772
new_n2851.out[0] (.names)                                                                                                             0.261     5.033
new_n2876.in[4] (.names)                                                                                                              0.590     5.622
new_n2876.out[0] (.names)                                                                                                             0.261     5.883
new_n2887.in[0] (.names)                                                                                                              0.100     5.983
new_n2887.out[0] (.names)                                                                                                             0.235     6.218
new_n2878_1.in[2] (.names)                                                                                                            0.453     6.671
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.932
n323.in[3] (.names)                                                                                                                   0.338     7.270
n323.out[0] (.names)                                                                                                                  0.235     7.505
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.505
data arrival time                                                                                                                               7.505

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.505
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.529


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4095.in[0] (.names)                                                                 0.100     6.150
new_n4095.out[0] (.names)                                                                0.261     6.411
new_n4103_1.in[2] (.names)                                                               0.100     6.511
new_n4103_1.out[0] (.names)                                                              0.261     6.772
new_n4102.in[0] (.names)                                                                 0.100     6.872
new_n4102.out[0] (.names)                                                                0.235     7.107
n3528.in[4] (.names)                                                                     0.100     7.207
n3528.out[0] (.names)                                                                    0.261     7.468
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.468
data arrival time                                                                                  7.468

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.468
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.491


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4091.in[0] (.names)                                                                 0.429     6.479
new_n4091.out[0] (.names)                                                                0.235     6.714
new_n4090.in[2] (.names)                                                                 0.100     6.814
new_n4090.out[0] (.names)                                                                0.261     7.075
n3513.in[3] (.names)                                                                     0.100     7.175
n3513.out[0] (.names)                                                                    0.235     7.410
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.410
data arrival time                                                                                  7.410

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.410
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.433


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3346.in[0] (.names)                                                                 0.100     6.196
new_n3346.out[0] (.names)                                                                0.235     6.431
new_n3345.in[1] (.names)                                                                 0.100     6.531
new_n3345.out[0] (.names)                                                                0.235     6.766
n661.in[2] (.names)                                                                      0.338     7.104
n661.out[0] (.names)                                                                     0.235     7.339
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.339
data arrival time                                                                                  7.339

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.339
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.362


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4085.in[2] (.names)                                                                 0.426     6.476
new_n4085.out[0] (.names)                                                                0.261     6.737
n3503.in[3] (.names)                                                                     0.332     7.069
n3503.out[0] (.names)                                                                    0.235     7.304
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     7.304
data arrival time                                                                                  7.304

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.304
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.328


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3983_1.in[0] (.names)                                                               0.100     5.940
new_n3983_1.out[0] (.names)                                                              0.235     6.175
new_n3982.in[2] (.names)                                                                 0.482     6.657
new_n3982.out[0] (.names)                                                                0.261     6.918
n3338.in[3] (.names)                                                                     0.100     7.018
n3338.out[0] (.names)                                                                    0.235     7.253
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     7.253
data arrival time                                                                                  7.253

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.253
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.277


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4221.in[0] (.names)                                                                 0.470     5.947
new_n4221.out[0] (.names)                                                                0.235     6.182
new_n4220.in[1] (.names)                                                                 0.100     6.282
new_n4220.out[0] (.names)                                                                0.235     6.517
n3833.in[2] (.names)                                                                     0.453     6.970
n3833.out[0] (.names)                                                                    0.235     7.205
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.205
data arrival time                                                                                  7.205

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.205
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.228


#Path 82
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2815.in[0] (.names)                                                                                                              0.480     2.233
new_n2815.out[0] (.names)                                                                                                             0.261     2.494
new_n2814_1.in[0] (.names)                                                                                                            0.466     2.960
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.195
new_n2832.in[2] (.names)                                                                                                              0.331     3.527
new_n2832.out[0] (.names)                                                                                                             0.235     3.762
new_n2838_1.in[1] (.names)                                                                                                            0.621     4.383
new_n2838_1.out[0] (.names)                                                                                                           0.235     4.618
new_n2836.in[3] (.names)                                                                                                              0.455     5.073
new_n2836.out[0] (.names)                                                                                                             0.261     5.334
new_n2835.in[4] (.names)                                                                                                              0.598     5.932
new_n2835.out[0] (.names)                                                                                                             0.235     6.167
n308.in[2] (.names)                                                                                                                   0.618     6.785
n308.out[0] (.names)                                                                                                                  0.235     7.020
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     7.020
data arrival time                                                                                                                               7.020

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.020
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.043


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3343_1.in[0] (.names)                                                               0.100     5.861
new_n3343_1.out[0] (.names)                                                              0.235     6.096
new_n3342.in[2] (.names)                                                                 0.328     6.424
new_n3342.out[0] (.names)                                                                0.261     6.685
n656.in[3] (.names)                                                                      0.100     6.785
n656.out[0] (.names)                                                                     0.235     7.020
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.020
data arrival time                                                                                  7.020

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.020
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.043


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4086.in[0] (.names)                                                                 0.100     5.815
new_n4086.out[0] (.names)                                                                0.235     6.050
new_n4088_1.in[0] (.names)                                                               0.332     6.382
new_n4088_1.out[0] (.names)                                                              0.261     6.643
n3508.in[4] (.names)                                                                     0.100     6.743
n3508.out[0] (.names)                                                                    0.261     7.004
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.004
data arrival time                                                                                  7.004

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.004
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.028


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2803_1.in[0] (.names)                                                                                                            0.480     2.233
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.494
new_n2813_1.in[2] (.names)                                                                                                            0.337     2.831
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.066
new_n2811.in[1] (.names)                                                                                                              0.477     3.543
new_n2811.out[0] (.names)                                                                                                             0.261     3.804
new_n2833_1.in[5] (.names)                                                                                                            0.100     3.904
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.165
new_n2861.in[2] (.names)                                                                                                              0.616     4.781
new_n2861.out[0] (.names)                                                                                                             0.261     5.042
new_n2865.in[0] (.names)                                                                                                              0.100     5.142
new_n2865.out[0] (.names)                                                                                                             0.235     5.377
new_n2864_1.in[0] (.names)                                                                                                            0.450     5.826
new_n2864_1.out[0] (.names)                                                                                                           0.235     6.061
new_n2863_1.in[4] (.names)                                                                                                            0.306     6.368
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.603
n318.in[2] (.names)                                                                                                                   0.100     6.703
n318.out[0] (.names)                                                                                                                  0.235     6.938
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     6.938
data arrival time                                                                                                                               6.938

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.938
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.961


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3980.in[0] (.names)                                                                 0.478     5.605
new_n3980.out[0] (.names)                                                                0.235     5.840
new_n3979_1.in[2] (.names)                                                               0.470     6.310
new_n3979_1.out[0] (.names)                                                              0.261     6.571
n3333.in[3] (.names)                                                                     0.100     6.671
n3333.out[0] (.names)                                                                    0.235     6.906
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.906
data arrival time                                                                                  6.906

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.906
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.930


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2815.in[0] (.names)                                                                                                              0.480     2.233
new_n2815.out[0] (.names)                                                                                                             0.261     2.494
new_n2814_1.in[0] (.names)                                                                                                            0.466     2.960
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.195
new_n2832.in[2] (.names)                                                                                                              0.331     3.527
new_n2832.out[0] (.names)                                                                                                             0.235     3.762
new_n2838_1.in[1] (.names)                                                                                                            0.621     4.383
new_n2838_1.out[0] (.names)                                                                                                           0.235     4.618
new_n2836.in[3] (.names)                                                                                                              0.455     5.073
new_n2836.out[0] (.names)                                                                                                             0.261     5.334
new_n2850.in[0] (.names)                                                                                                              0.598     5.932
new_n2850.out[0] (.names)                                                                                                             0.235     6.167
new_n2849_1.in[1] (.names)                                                                                                            0.100     6.267
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.528
n313.in[2] (.names)                                                                                                                   0.100     6.628
n313.out[0] (.names)                                                                                                                  0.235     6.863
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.863
data arrival time                                                                                                                               6.863

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.863
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.886


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3340.in[0] (.names)                                                                 0.100     5.526
new_n3340.out[0] (.names)                                                                0.235     5.761
new_n3339_1.in[1] (.names)                                                               0.100     5.861
new_n3339_1.out[0] (.names)                                                              0.235     6.096
n651.in[2] (.names)                                                                      0.473     6.569
n651.out[0] (.names)                                                                     0.235     6.804
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     6.804
data arrival time                                                                                  6.804

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.804
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.828


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4083_1.in[0] (.names)                                                               0.100     5.480
new_n4083_1.out[0] (.names)                                                              0.235     5.715
new_n4082.in[1] (.names)                                                                 0.450     6.164
new_n4082.out[0] (.names)                                                                0.235     6.399
n3498.in[2] (.names)                                                                     0.100     6.499
n3498.out[0] (.names)                                                                    0.235     6.734
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.734
data arrival time                                                                                  6.734

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.734
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.758


#Path 90
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3337.in[0] (.names)                                                                 0.337     5.191
new_n3337.out[0] (.names)                                                                0.235     5.426
new_n3336.in[2] (.names)                                                                 0.338     5.764
new_n3336.out[0] (.names)                                                                0.261     6.025
n646.in[3] (.names)                                                                      0.335     6.359
n646.out[0] (.names)                                                                     0.235     6.594
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     6.594
data arrival time                                                                                  6.594

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.594
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.618


#Path 91
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4215.in[2] (.names)                                                                 0.444     5.921
new_n4215.out[0] (.names)                                                                0.261     6.182
n3823.in[3] (.names)                                                                     0.100     6.282
n3823.out[0] (.names)                                                                    0.235     6.517
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     6.517
data arrival time                                                                                  6.517

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.517
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.541


#Path 92
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.507     0.673
new_n3945.out[0] (.names)                                                                0.261     0.934
new_n3950.in[0] (.names)                                                                 0.626     1.560
new_n3950.out[0] (.names)                                                                0.235     1.795
new_n3952.in[0] (.names)                                                                 0.100     1.895
new_n3952.out[0] (.names)                                                                0.235     2.130
new_n3959_1.in[0] (.names)                                                               0.100     2.230
new_n3959_1.out[0] (.names)                                                              0.235     2.465
new_n3962.in[0] (.names)                                                                 0.100     2.565
new_n3962.out[0] (.names)                                                                0.235     2.800
new_n3965.in[0] (.names)                                                                 0.100     2.900
new_n3965.out[0] (.names)                                                                0.235     3.135
new_n3968_1.in[0] (.names)                                                               0.100     3.235
new_n3968_1.out[0] (.names)                                                              0.235     3.470
new_n3971.in[0] (.names)                                                                 0.752     4.222
new_n3971.out[0] (.names)                                                                0.235     4.457
new_n3974_1.in[0] (.names)                                                               0.100     4.557
new_n3974_1.out[0] (.names)                                                              0.235     4.792
new_n3977.in[0] (.names)                                                                 0.100     4.892
new_n3977.out[0] (.names)                                                                0.235     5.127
new_n3976.in[1] (.names)                                                                 0.471     5.598
new_n3976.out[0] (.names)                                                                0.235     5.833
n3328.in[2] (.names)                                                                     0.311     6.144
n3328.out[0] (.names)                                                                    0.235     6.379
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     6.379
data arrival time                                                                                  6.379

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.379
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.403


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4080.in[0] (.names)                                                                 0.100     5.145
new_n4080.out[0] (.names)                                                                0.235     5.380
new_n4079_1.in[2] (.names)                                                               0.338     5.718
new_n4079_1.out[0] (.names)                                                              0.261     5.979
n3493.in[3] (.names)                                                                     0.100     6.079
n3493.out[0] (.names)                                                                    0.235     6.314
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.314
data arrival time                                                                                  6.314

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.314
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.337


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4216.in[0] (.names)                                                                 0.100     5.242
new_n4216.out[0] (.names)                                                                0.235     5.477
new_n4218_1.in[0] (.names)                                                               0.100     5.577
new_n4218_1.out[0] (.names)                                                              0.261     5.838
n3828.in[4] (.names)                                                                     0.100     5.938
n3828.out[0] (.names)                                                                    0.261     6.199
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.199
data arrival time                                                                                  6.199

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.199
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.222


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4213_1.in[0] (.names)                                                               0.100     4.907
new_n4213_1.out[0] (.names)                                                              0.235     5.142
new_n4212.in[1] (.names)                                                                 0.100     5.242
new_n4212.out[0] (.names)                                                                0.235     5.477
n3818.in[2] (.names)                                                                     0.483     5.960
n3818.out[0] (.names)                                                                    0.235     6.195
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.195
data arrival time                                                                                  6.195

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.195
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.219


#Path 96
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4077.in[0] (.names)                                                                 0.709     4.810
new_n4077.out[0] (.names)                                                                0.235     5.045
new_n4076.in[2] (.names)                                                                 0.332     5.377
new_n4076.out[0] (.names)                                                                0.261     5.638
n3488.in[3] (.names)                                                                     0.100     5.738
n3488.out[0] (.names)                                                                    0.235     5.973
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     5.973
data arrival time                                                                                  5.973

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.973
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.997


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[2].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[1] (.names)                                                                                                              0.495     0.661
new_n2774.out[0] (.names)                                                                                                             0.235     0.896
new_n2805.in[0] (.names)                                                                                                              0.622     1.518
new_n2805.out[0] (.names)                                                                                                             0.235     1.753
new_n2803_1.in[0] (.names)                                                                                                            0.480     2.233
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.494
new_n2813_1.in[2] (.names)                                                                                                            0.337     2.831
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.066
new_n2811.in[1] (.names)                                                                                                              0.477     3.543
new_n2811.out[0] (.names)                                                                                                             0.261     3.804
new_n2809_1.in[3] (.names)                                                                                                            0.100     3.904
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.165
new_n2822.in[0] (.names)                                                                                                              0.332     4.498
new_n2822.out[0] (.names)                                                                                                             0.235     4.733
new_n2821.in[1] (.names)                                                                                                              0.100     4.833
new_n2821.out[0] (.names)                                                                                                             0.261     5.094
n303.in[2] (.names)                                                                                                                   0.608     5.701
n303.out[0] (.names)                                                                                                                  0.235     5.936
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     5.936
data arrival time                                                                                                                               5.936

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -5.936
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -5.960


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.495     0.661
new_n3301.out[0] (.names)                                                                0.261     0.922
new_n3304_1.in[0] (.names)                                                               0.100     1.022
new_n3304_1.out[0] (.names)                                                              0.235     1.257
new_n3310.in[0] (.names)                                                                 0.338     1.595
new_n3310.out[0] (.names)                                                                0.235     1.830
new_n3316.in[0] (.names)                                                                 0.779     2.609
new_n3316.out[0] (.names)                                                                0.235     2.844
new_n3319_1.in[0] (.names)                                                               0.100     2.944
new_n3319_1.out[0] (.names)                                                              0.235     3.179
new_n3322.in[0] (.names)                                                                 0.100     3.279
new_n3322.out[0] (.names)                                                                0.235     3.514
new_n3325.in[0] (.names)                                                                 0.100     3.614
new_n3325.out[0] (.names)                                                                0.235     3.849
new_n3328_1.in[0] (.names)                                                               0.100     3.949
new_n3328_1.out[0] (.names)                                                              0.235     4.184
new_n3331.in[0] (.names)                                                                 0.100     4.284
new_n3331.out[0] (.names)                                                                0.235     4.519
new_n3334_1.in[0] (.names)                                                               0.100     4.619
new_n3334_1.out[0] (.names)                                                              0.235     4.854
new_n3333_1.in[2] (.names)                                                               0.456     5.310
new_n3333_1.out[0] (.names)                                                              0.261     5.571
n641.in[3] (.names)                                                                      0.100     5.671
n641.out[0] (.names)                                                                     0.235     5.906
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     5.906
data arrival time                                                                                  5.906

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.906
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.929


#Path 99
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.500     0.667
new_n4044_1.out[0] (.names)                                                              0.261     0.928
new_n4050.in[0] (.names)                                                                 0.593     1.520
new_n4050.out[0] (.names)                                                                0.235     1.755
new_n4053_1.in[0] (.names)                                                               0.100     1.855
new_n4053_1.out[0] (.names)                                                              0.235     2.090
new_n4058_1.in[0] (.names)                                                               0.100     2.190
new_n4058_1.out[0] (.names)                                                              0.235     2.425
new_n4062.in[0] (.names)                                                                 0.100     2.525
new_n4062.out[0] (.names)                                                                0.235     2.760
new_n4065.in[0] (.names)                                                                 0.100     2.860
new_n4065.out[0] (.names)                                                                0.235     3.095
new_n4068_1.in[0] (.names)                                                               0.100     3.195
new_n4068_1.out[0] (.names)                                                              0.235     3.430
new_n4071.in[0] (.names)                                                                 0.100     3.530
new_n4071.out[0] (.names)                                                                0.235     3.765
new_n4074_1.in[0] (.names)                                                               0.100     3.865
new_n4074_1.out[0] (.names)                                                              0.235     4.100
new_n4073_1.in[1] (.names)                                                               0.709     4.810
new_n4073_1.out[0] (.names)                                                              0.235     5.045
n3483.in[2] (.names)                                                                     0.473     5.518
n3483.out[0] (.names)                                                                    0.235     5.753
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     5.753
data arrival time                                                                                  5.753

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.753
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.777


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.646     0.812
new_n4175.out[0] (.names)                                                                0.261     1.073
new_n4181.in[0] (.names)                                                                 0.100     1.173
new_n4181.out[0] (.names)                                                                0.235     1.408
new_n4184_1.in[0] (.names)                                                               0.100     1.508
new_n4184_1.out[0] (.names)                                                              0.235     1.743
new_n4186.in[0] (.names)                                                                 0.100     1.843
new_n4186.out[0] (.names)                                                                0.235     2.078
new_n4192.in[0] (.names)                                                                 0.100     2.178
new_n4192.out[0] (.names)                                                                0.235     2.413
new_n4195.in[0] (.names)                                                                 0.483     2.897
new_n4195.out[0] (.names)                                                                0.235     3.132
new_n4198_1.in[0] (.names)                                                               0.100     3.232
new_n4198_1.out[0] (.names)                                                              0.235     3.467
new_n4201.in[0] (.names)                                                                 0.100     3.567
new_n4201.out[0] (.names)                                                                0.235     3.802
new_n4204_1.in[0] (.names)                                                               0.100     3.902
new_n4204_1.out[0] (.names)                                                              0.235     4.137
new_n4207.in[0] (.names)                                                                 0.100     4.237
new_n4207.out[0] (.names)                                                                0.235     4.472
new_n4210.in[0] (.names)                                                                 0.100     4.572
new_n4210.out[0] (.names)                                                                0.235     4.807
new_n4209_1.in[1] (.names)                                                               0.100     4.907
new_n4209_1.out[0] (.names)                                                              0.235     5.142
n3813.in[2] (.names)                                                                     0.340     5.482
n3813.out[0] (.names)                                                                    0.235     5.717
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     5.717
data arrival time                                                                                  5.717

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.717
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.740


#End of timing report
