<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE topic PUBLIC "-//OASIS//DTD DITA 1.2 Topic//EN" "/SysSchema/dita/dtd/technicalContent/dtd/topic.dtd">
<topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="OTN_Ring_Control_Port_0gp08s9ec" status="unchanged" xtrc="topic:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml" xml:lang="en-US">
  <title xtrc="title:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Notice
  Test</title>

  <body xtrc="body:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
    <p xtrc="p:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">The
    RCP (Ring Control Port) interface has two separate RCPs:</p>

    <ul xtrc="ul:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
      <li id="d1e3137" xtrc="li:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Remote
      Information RCP (RI_RCP)</p></li>

      <li id="d1e3143" xtrc="li:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:3" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Defect
      Information RCP (DI_RCP)</p></li>
    </ul>

    <p xtrc="p:4" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">The
    <i xtrc="i:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">receive
    and transmit RI_RCP</i> carries BDI/BEI/BIAE bits from the sink framers
    and the APS/PCC bytes. The <i xtrc="i:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">DI_DCP</i>
    transmits defects and alarms. RI_RCP is standard XFI running at 10.3125
    Gbps and DI_RCP is standard SGMIIs (Serial Gigabit Media Independent
    Interfaces) running at 1.25 Gbps. See <xref href="../Other/ODU_RCP_-_RI_RCP_DI_RCP_zgple73io.xml" xtrc="xref:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"/></p>

    <p xtrc="p:5" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">SERDES
    P/N signals can be swapped on a per lane basis. Independent configuration
    for P/N swap in the Tx and Rx direction is supported.</p>

    <p xtrc="p:6" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">The
    frame format is described in <xref href="../Other/ODU_RCP_-_RI_RCP_DI_RCP_zgple73io.xml" xtrc="xref:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"/>
    for both RI_RCP and DI_RCP.</p>

    <p rev="A" xtrc="p:7" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">The
    signals use M10 family SERDES from the Multimode SERDES at 10Gbps cell
    set. For details, see <xref href="../Other/a_02_references.xml#a_02_references/Int_ref_40nm_SERDES_RAPTR" xtrc="xref:3" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"/>.
    Note also that the M10 SERDES are synchronous to the PCIE_REFCLK reference
    clock.</p>

    <p audience="MSCCInternal" xtrc="p:8" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Note
    that the M10 SERDES does not provide the register configurability to swap
    the polarity of the Transmit P/N data and Receive P/N data signals. The Tx
    PCS for this interface does not have the ability to change the polarity of
    P/N, however the Rx PCS does have the capability to swap the polarity of
    P/N.</p>

    <table id="SGMIIInterfacePinDescription" xtrc="table:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
      <title xtrc="title:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><ph audience="DIGIG5_ROW DIGIG5_NOKIA" xtrc="ph:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">DIGI-G5
      </ph> OTN Ring Control Port Interface Pin Description</title>

      <tgroup cols="3" xtrc="tgroup:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
        <colspec colname="col1" colwidth="238*" xtrc="colspec:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"/>

        <colspec colname="col2" colwidth="146*" xtrc="colspec:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"/>

        <colspec colname="col3" colwidth="616*" xtrc="colspec:3" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"/>

        <thead xtrc="thead:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
          <row xtrc="row:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <entry colname="col1" xtrc="entry:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:9" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Pin
            Name</p></entry>

            <entry colname="col2" xtrc="entry:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:10" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Type</p></entry>

            <entry colname="col3" xtrc="entry:3" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:11" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Function</p></entry>
          </row>
        </thead>

        <tbody xtrc="tbody:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
          <row xtrc="row:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <entry colname="col1" xtrc="entry:4" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:12" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">RI_RCP_RXI_P/N</p></entry>

            <entry colname="col2" xtrc="entry:5" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:13" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Input</p></entry>

            <entry colname="col3" xtrc="entry:6" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:14" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <b otherprops="bold" xtrc="b:1" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Remote
            Information Ring Control Port Slice XFI Receive</b> </p> <p xtrc="p:15" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">M10
            SERDES, XFI mode</p></entry>
          </row>

          <row xtrc="row:3" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <entry colname="col1" xtrc="entry:7" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:16" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">RI_RCP_TXO_P/N</p></entry>

            <entry colname="col2" xtrc="entry:8" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:17" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Output</p></entry>

            <entry colname="col3" xtrc="entry:9" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:18" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <b otherprops="bold" xtrc="b:2" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Remote
            Information Ring Control Port Slice XFI Transmit</b> </p> <p xtrc="p:19" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">M10
            SERDES, XFI mode</p></entry>
          </row>

          <row xtrc="row:4" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <entry colname="col1" xtrc="entry:10" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:20" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">DI_RCP_RXI_P/N</p></entry>

            <entry colname="col2" xtrc="entry:11" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:21" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Input</p></entry>

            <entry colname="col3" xtrc="entry:12" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:22" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <b otherprops="bold" xtrc="b:3" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Defect
            Information Ring Control Port Slice SGMII Receive</b> </p> <p xtrc="p:23" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">M10
            SERDES, SGMII mode</p></entry>
          </row>

          <row xtrc="row:5" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <entry colname="col1" xtrc="entry:13" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:24" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">DI_RCP_TXO_P/N</p></entry>

            <entry colname="col2" xtrc="entry:14" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:25" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Output</p></entry>

            <entry colname="col3" xtrc="entry:15" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml"><p xtrc="p:26" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">
            <b otherprops="bold" xtrc="b:4" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">Defect
            Information Ring Control Port Slice SGMII Transmit</b> </p> <p xtrc="p:27" xtrf="/Content/en-US/CBU/DIGI_G5_Family/PD/DDD_HWS/Chapters/04_Pinout/Topics/OTN_Ring_Control_Port_0gp08s9ec.xml">M10
            SERDES, SGMII mode</p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>
  </body>
</topic>