\hypertarget{struct_f_m_c___bank5__6___type_def}{}\section{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank5__6___type_def}\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank5\+\_\+6.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}{S\+D\+CR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}{S\+D\+TR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{S\+D\+C\+MR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{S\+D\+R\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{S\+D\+SR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank5\+\_\+6. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}\label{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+C\+MR@{S\+D\+C\+MR}}
\index{S\+D\+C\+MR@{S\+D\+C\+MR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+C\+MR}{SDCMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+C\+MR}

S\+D\+R\+AM Command Mode register, Address offset\+: 0x150 \mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}\label{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+CR@{S\+D\+CR}}
\index{S\+D\+CR@{S\+D\+CR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+CR}{SDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+CR\mbox{[}2\mbox{]}}

S\+D\+R\+AM Control registers , Address offset\+: 0x140-\/0x144 \mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}\label{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+R\+TR@{S\+D\+R\+TR}}
\index{S\+D\+R\+TR@{S\+D\+R\+TR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+R\+TR}{SDRTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+R\+TR}

S\+D\+R\+AM Refresh Timer register, Address offset\+: 0x154 \mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}\label{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+SR@{S\+D\+SR}}
\index{S\+D\+SR@{S\+D\+SR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+SR}{SDSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+SR}

S\+D\+R\+AM Status register, Address offset\+: 0x158 \mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}\label{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}} 
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+TR@{S\+D\+TR}}
\index{S\+D\+TR@{S\+D\+TR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+TR}{SDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+D\+TR\mbox{[}2\mbox{]}}

S\+D\+R\+AM Timing registers , Address offset\+: 0x148-\/0x14C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
