
# Messages from "go new"


# Messages from "go analyze"

# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
go analyze
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
Source file analysis completed (CIN-68)
/INPUTFILES/2
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
solution file add ./src/fpga_temp_match.cpp
Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
solution design add SAD_MATCH -type top -unlocked (HC-1)
go analyze
Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
solution file remove -all
go new
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.23 seconds, memory usage 1368524kB, peak memory usage 1368524kB (SOL-9)
solution design add SAD_MATCH -type top -unlocked (HC-1)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 1.25 seconds, memory usage 1368524kB, peak memory usage 1368524kB (SOL-9)
go analyze
File '$PROJECT_HOME/src/fpga_temp_match.cpp' saved
Pragma 'hls_design<top>' detected on routine 'SAD_MATCH' (CIN-6)
# Error: identifier "size" is undefined (CRD-20)
# Error: Compilation aborted (CIN-5)
solution design add SAD_MATCH -type top -unlocked (HC-1)
Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Error: identifier "size" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Error: identifier "k" is undefined (CRD-20)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: expected a declaration (CRD-169)
# Error: expected a ";" (CRD-65)
# Error: this declaration has no storage class or type specifier (CRD-77)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: expected a ";" (CRD-65)
# Error: expected a ";" (CRD-65)
# Error: this declaration has no storage class or type specifier (CRD-77)
/INPUTFILES/2
solution file add ./src/fpga_temp_match.cpp
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
go analyze
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Error: type name is not allowed (CRD-254)
# Error: identifier "ac_channel" is undefined (CRD-20)
# Error: expected a ")" (CRD-18)
# Error: identifier "INPUT" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Error: incomplete type is not allowed (CRD-70)
File '$PROJECT_HOME/src/fpga_temp_matching.h' saved
# Error: declaration is incompatible with "void SAD_MATCH(axis_t *, axis_t *)" (declared at line 24 of "/home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_matching.h") (CRD-147)
# Error: go analyze: Failed analyze
# Error: expected a ";" (CRD-65)
# Error: this declaration has no storage class or type specifier (CRD-77)
go analyze
# Error: this declaration has no storage class or type specifier (CRD-77)
# Error: expected a declaration (CRD-169)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: expected a declaration (CRD-169)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 1.20 seconds, memory usage 1302988kB, peak memory usage 1304016kB (SOL-9)
# Error: expected a ";" (CRD-65)
# Error: Compilation aborted (CIN-5)
# Error: identifier "cur_data" is undefined (CRD-20)
# Error: expected a ";" (CRD-65)
# Error: expected a declaration (CRD-169)
# Error: expected a ";" (CRD-65)
# Error: Compilation aborted (CIN-5)
# Error: expected a declaration (CRD-169)
# Error: expected a declaration (CRD-169)
# Error: expected a ";" (CRD-65)
# Error: this declaration has no storage class or type specifier (CRD-77)
# Warning: parsing restarts here after previous syntax error (CRD-12)
Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: declaration is incompatible with "void SAD_MATCH(axis_t *, axis_t *)" (declared at line 24 of "/home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_matching.h") (CRD-147)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Error: expected a ";" (CRD-65)
# Error: expected a ")" (CRD-18)
# Error: identifier "k" is undefined (CRD-20)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: identifier "ac_channel" is undefined (CRD-20)
# Error: incomplete type is not allowed (CRD-70)
# Error: identifier "INPUT" is undefined (CRD-20)
# Error: type name is not allowed (CRD-254)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.15 seconds, memory usage 1302988kB, peak memory usage 1304016kB (SOL-9)
solution file remove -all
# Error: expected a ";" (CRD-65)
# Error: this declaration has no storage class or type specifier (CRD-77)
# Error: this declaration has no storage class or type specifier (CRD-77)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: this declaration has no storage class or type specifier (CRD-77)
# Error: identifier "cur_data" is undefined (CRD-20)
# Warning: parsing restarts here after previous syntax error (CRD-12)
go analyze
/INPUTFILES/1
Front End called with arguments: -- /home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_match.cpp (CIN-69)
# Error: this declaration has no storage class or type specifier (CRD-77)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Error: expected a ";" (CRD-65)
# Error: this declaration has no storage class or type specifier (CRD-77)
# Error: expected a ")" (CRD-18)
# Error: expected a declaration (CRD-169)
# Error: identifier "INPUT" is undefined (CRD-20)
# Error: expected a declaration (CRD-169)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: expected a ";" (CRD-65)
# Error: expected a ";" (CRD-65)
# Error: this declaration has no storage class or type specifier (CRD-77)
# Error: incomplete type is not allowed (CRD-70)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: declaration is incompatible with "void SAD_MATCH(axis_t *, axis_t *)" (declared at line 24 of "/home/mdk/Spector-HLS/template_matching/catapult/src/fpga_temp_matching.h") (CRD-147)
# Error: expected a declaration (CRD-169)
# Error: type name is not allowed (CRD-254)
File '$PROJECT_HOME/src/fpga_temp_matching.h' saved
# Error: identifier "ac_channel" is undefined (CRD-20)
# Error: go analyze: Failed analyze
# Error: this declaration has no storage class or type specifier (CRD-77)
go analyze
# Warning: parsing restarts here after previous syntax error (CRD-12)
File '$PROJECT_HOME/src/fpga_temp_matching.h' saved
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: expected a ";" (CRD-65)
# Error: identifier "cur_data" is undefined (CRD-20)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.18 seconds, memory usage 1304016kB, peak memory usage 1304016kB (SOL-9)
# Error: identifier "k" is undefined (CRD-20)
# Error: Compilation aborted (CIN-5)
# Error: expected a ";" (CRD-65)
# Error: this declaration has no storage class or type specifier (CRD-77)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Moving session transcript to file "/home/mdk/Spector-HLS/template_matching/catapult/catapult.log"
solution file add ./src/fpga_temp_match.cpp

# Messages from "go compile"

Detected constant initialization of array 'templ', optimizing loop 'loop_tmpz' (LOOP-12)
# Info: Splitting object 'pref:pref.pref.pref#2' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_op' iterated at most 40000 times. (LOOP-2)
# Info: Splitting object 'pref#13' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 172, Real ops = 44, Vars = 21) (SOL-10)
# Info: Splitting object 'pref:pref.pref#9' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 213, Real ops = 50, Vars = 26) (SOL-10)
# Info: Splitting object 'pref:pref.pref#14' into 2 segments (OPT-19)
# Info: Splitting object 'loop_1:y' into 2 segments (OPT-19)
# Info: Splitting object 'pref#19' into 2 segments (OPT-19)
# Info: Splitting object 'loop_lmm:i' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 235, Real ops = 74, Vars = 92) (SOL-10)
# Info: Splitting object 'loop_op:i' into 2 segments (OPT-19)
# Info: Splitting object 'pref:pref.pref.pref' into 2 segments (OPT-19)
# Info: Splitting object 'loop_1:z' into 2 segments (OPT-19)
# Info: Splitting object 'loop_1:_qr' into 2 segments (OPT-19)
# Info: Splitting object 'm' into 2 segments (OPT-19)
# Info: Splitting object 'pref#14' into 2 segments (OPT-19)
# Info: Splitting object 'o' into 2 segments (OPT-19)
# Info: Splitting object 'pref#18' into 2 segments (OPT-19)
# Info: Splitting object 'l' into 2 segments (OPT-19)
# Info: Splitting object 'pref#15' into 2 segments (OPT-19)
# Info: Splitting object 'n' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 216, Real ops = 52, Vars = 26) (SOL-10)
# Info: Splitting object 'loop_6:_qr' into 2 segments (OPT-19)
Design 'SAD_MATCH' was read (SOL-1)
Loop '/SAD_MATCH/core/loop_tmpz' iterated at most 100 times. (LOOP-2)
Loop '/SAD_MATCH/core/loop_lmm' iterated at most 40000 times. (LOOP-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 242, Real ops = 57, Vars = 25) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 154, Real ops = 44, Vars = 31) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 242, Real ops = 57, Vars = 23) (SOL-10)
# Info: Splitting object 'loop_6:_qr(9:0)' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 216, Real ops = 52, Vars = 27) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 141, Real ops = 44, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 216, Real ops = 52, Vars = 25) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 141, Real ops = 44, Vars = 20) (SOL-10)
# Info: CDesignChecker Shell script written to '/home/mdk/Spector-HLS/template_matching/catapult/Catapult/SAD_MATCH.v1/CDesignChecker/design_checker.sh'
Found top design routine 'SAD_MATCH' specified by directive (CIN-52)
Generating synthesis internal form... (CIN-3)
Inlining routine 'SAD_MATCH' (CIN-14)
Synthesizing routine 'SAD_MATCH' (CIN-13)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 1.25 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
solution design add SAD_MATCH -type top -unlocked (HC-1)
# Info: Starting transformation 'compile' on solution 'solution.v4' (SOL-8)
go compile
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 234, Real ops = 73, Vars = 72) (SOL-10)
INOUT port 'OUTPUT' is only used as an output. (OPT-11)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 227, Real ops = 73, Vars = 59) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 234, Real ops = 73, Vars = 70) (SOL-10)
Inlining routine 'operator*<8, false>' (CIN-14)
Inlining routine 'operator><9, true>' (CIN-14)
INOUT port 'INPUT' is only used as an input. (OPT-10)
Optimizing block '/SAD_MATCH' ... (CIN-4)
# Info: Splitting object 'pref#4' into 2 segments (OPT-19)
# Info: Splitting object 'pref#3' into 2 segments (OPT-19)
# Info: Splitting object 'pref#8' into 2 segments (OPT-19)
# Info: Splitting object 'pref#6' into 3 segments (OPT-19)
# Info: Splitting object 'cur_data' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 227, Real ops = 73, Vars = 61) (SOL-10)
# Info: Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: Splitting object 'pref' into 2 segments (OPT-19)
# Info: Splitting object 'pref:pref.pref#7' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_8' iterated at most 200 times. (LOOP-2)
# Info: Splitting object 'pref#10' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_5' iterated at most 10 times. (LOOP-2)
# Info: Splitting object 'pref:pref.pref#8' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_1' iterated at most 40000 times. (LOOP-2)
# Info: Splitting object 'pref#11' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_7' iterated at most 9 times. (LOOP-2)
# Info: Splitting object 'pref#9' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_2' iterated at most 9 times. (LOOP-2)
# Info: Splitting object 'pref:pref.pref#5' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_3' iterated at most 10 times. (LOOP-2)
# Info: Splitting object 'pref:pref.pref.pref#1' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_6' iterated at most 10 times. (LOOP-2)
# Info: Splitting object 'pref:pref.pref#6' into 2 segments (OPT-19)
Loop '/SAD_MATCH/core/loop_4' iterated at most 10 times. (LOOP-2)
# Info: Splitting object 'pref:pref.pref.pref#3' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 172, Real ops = 44, Vars = 22) (SOL-10)
# Info: Splitting object 'pref:pref.pref#10' into 2 segments (OPT-19)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 172, Real ops = 44, Vars = 20) (SOL-10)
# Info: Splitting object 'pref:pref.pref.pref.pref' into 2 segments (OPT-19)
# Info: Splitting object 'j' into 2 segments (OPT-19)
# Info: Splitting object 'operator*<8,false>:return' into 2 segments (OPT-19)
# Info: Splitting object 'i' into 2 segments (OPT-19)
# Info: Splitting object 'pref#12' into 2 segments (OPT-19)

# Messages from "go libraries"

Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Warning: No LEF technology libraries have been specified (LIB-192)
# Warning: No Liberty technology libraries have been specified (LIB-192)
# Warning: No Synopsys DB technology libraries have been specified (LIB-192)
# Warning: No Process Technology File (PTF) technology libraries have been specified (LIB-192)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_ROMS.lib' [Xilinx_ROMS]... (LIB-49)
# Warning: No Encrypted Liberty technology libraries have been specified (LIB-192)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_FIFO.lib' [Xilinx_FIFO]... (LIB-49)
solution library add Xilinx_FIFO
solution library add amba
# Info: Starting transformation 'libraries' on solution 'SAD_MATCH.v1' (SOL-8)
go libraries
solution library add mgc_Xilinx-VIRTEX-uplus-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -2 -part xcvu13p-flga2577-2-i
# Info: Completed transformation 'compile' on solution 'SAD_MATCH.v1': elapsed time 3.14 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
solution library add Xilinx_ROMS
solution library add Xilinx_RAMS
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-2_beh.lib' [mgc_Xilinx-VIRTEX-uplus-2_beh]... (LIB-49)

# Messages from "go assembly"

# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Completed transformation 'libraries' on solution 'SAD_MATCH.v1': elapsed time 0.38 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 142, Real ops = 45, Vars = 24) (SOL-10)
# Info: Starting transformation 'assembly' on solution 'SAD_MATCH.v1' (SOL-8)

# Messages from "go architect"

/SAD_MATCH/OUTPUT:rsc/MAP_TO_MODULE amba.ccs_axi4stream_out
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 20) (SOL-10)
# Info: Starting transformation 'loops' on solution 'SAD_MATCH.v1' (SOL-8)
directive set /SAD_MATCH/INPUT:rsc -MAP_TO_MODULE amba.ccs_axi4stream_in
Loop '/SAD_MATCH/core/loop_op' is left rolled. (LOOP-4)
# Info: Completed transformation 'assembly' on solution 'SAD_MATCH.v1': elapsed time 0.37 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
Loop '/SAD_MATCH/core/loop_1' is left rolled. (LOOP-4)
directive set /SAD_MATCH/OUTPUT:rsc -MAP_TO_MODULE amba.ccs_axi4stream_out
Loop '/SAD_MATCH/core/loop_1' is merged and folded into Loop 'loop_lmm' (LOOP-9)
/SAD_MATCH/INPUT:rsc/MAP_TO_MODULE amba.ccs_axi4stream_in
Loop '/SAD_MATCH/core/main' is left rolled. (LOOP-4)
Loop '/SAD_MATCH/core/loop_5' is left rolled. (LOOP-4)
Loop '/SAD_MATCH/core/loop_6' is left rolled. (LOOP-4)
Loop '/SAD_MATCH/core/loop_7' is left rolled. (LOOP-4)
Loop '/SAD_MATCH/core/loop_8' is left rolled. (LOOP-4)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 140, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 142, Real ops = 45, Vars = 21) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 132, Real ops = 43, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 132, Real ops = 43, Vars = 18) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 145, Real ops = 46, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 147, Real ops = 46, Vars = 22) (SOL-10)
Loop '/SAD_MATCH/core/loop_op' is merged and folded into Loop 'loop_lmm' (LOOP-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 137, Real ops = 44, Vars = 19) (SOL-10)
Loop '/SAD_MATCH/core/loop_3' is left rolled. (LOOP-4)
Loop '/SAD_MATCH/core/loop_lmm' is left rolled. (LOOP-4)
Loop '/SAD_MATCH/core/loop_4' is left rolled. (LOOP-4)
Loop '/SAD_MATCH/core/loop_2' is left rolled. (LOOP-4)
go extract
# Info: Starting transformation 'memories' on solution 'SAD_MATCH.v1' (SOL-8)
# Info: Completed transformation 'loops' on solution 'SAD_MATCH.v1': elapsed time 1.95 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 130, Real ops = 43, Vars = 19) (SOL-10)
Memory Resource '/SAD_MATCH/core/win_buf:rsc' (from var: win_buf) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 100 x 8). (MEM-4)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 130, Real ops = 43, Vars = 23) (SOL-10)
Memory Resource '/SAD_MATCH/core/row_buf:rsc' (from var: row_buf) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 100 x 8). (MEM-4)
# Info: Optimizing partition '/SAD_MATCH': (Total ops = 130, Real ops = 43, Vars = 22) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 130, Real ops = 43, Vars = 18) (SOL-10)
# Info: Starting transformation 'cluster' on solution 'SAD_MATCH.v1' (SOL-8)
# Info: Completed transformation 'memories' on solution 'SAD_MATCH.v1': elapsed time 0.48 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_master_instream_core' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_master_fpga_instream' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_master_fpga_instream_core' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_pipe' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_skidbuf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_stdreg_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_stdreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_vld' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_rdy' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_prereg_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_fifo_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_dreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_reg_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_dreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_stdreg_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_out_reg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', binding '1:write_port' Component is missing a required reset or enable port (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_stdreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.axi4_lite_slave_di' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.ccs_axi4svideo_out' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_stdreg_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_stdreg_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_fifo_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'mgc_ioport.mgc_inout_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: Couldn't find library component for operator 'read_port(1,8)' - no available component (SIF-4)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 177, Real ops = 47, Vars = 30) (SOL-10)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_rdy' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Info: Starting transformation 'architect' on solution 'SAD_MATCH.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'SAD_MATCH.v1': elapsed time 0.04 seconds, memory usage 1368676kB, peak memory usage 1368676kB (SOL-9)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 177, Real ops = 47, Vars = 31) (SOL-10)
# Info: Optimizing partition '/SAD_MATCH/core': (Total ops = 338, Real ops = 50, Vars = 139) (SOL-10)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_ctrl_in_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_pipe' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_wait_szchan' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_vld' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_rdy_coupled' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_wait_coupled' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'ccs_ioport.ccs_in_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_stdreg_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_dreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_buf_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_stdreg_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_in_wire_en' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_in_wire' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_chan_in' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_in_wire_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_lite_slave_cdc' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.axi4_lite_slave_di' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_lite_slave_indirect' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_lite_slave_inreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_stdreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'mgc_ioport.mgc_inout_fifo_wait' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4svideo_in' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', binding '1:read_port' Component is missing a required reset or enable port (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.ccs_axi4_master_outstream_core' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.ccs_axi4_lite_slave_outreg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'amba.ccs_axi4_master_outstream' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: Couldn't find library component for operator 'write_port(2,8)' - no available component (SIF-4)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_prereg_vld' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_outstream', object 'ccs_ioport.ccs_out_prereg' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
# Warning: On module 'ccs_axi4_master_fpga_instream', object 'amba.ccs_axi4_master_instream' Mismatch of operator parameter to component parameter because of user constraint (SIF-5)
