// Seed: 3417045548
module module_0 #(
    parameter id_1 = 32'd55
);
  localparam id_1 = -1;
  wire [id_1 : id_1  .  id_1] id_2, id_3;
  assign module_1.id_13 = 0;
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd14,
    parameter id_4  = 32'd59,
    parameter id_9  = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11[id_4 : id_9],
    id_12
);
  output wire id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  output wire _id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire _id_13;
  always begin : LABEL_0
    disable id_14;
    if (1) id_2[1] <= id_10;
    else $signed(2);
    ;
  end
  logic id_15[id_13 : 1  +  id_9];
  ;
  wire  id_16;
  wire  id_17;
  logic id_18;
  module_0 modCall_1 ();
endmodule
